|
Mission Call for Papers Editorial Board 2008 Papers Archive Submission Citation format
Subscribe
|
|
|
|
2006 Papers:
- N. Eisley, L. Shang, L-.S. Peh. "In-Network Cache Coherence." Volume 5, Mar. 2006. [Go to IEEE Xplore]
- R. Srinivasan, J. Cook, O. Lubeck. "Performance Modeling Using Monte Carlo Simulation." Volume 5, Apr. 2006. [Go to IEEE Xplore]
- O. Ergin, O. Unsal, X. Vera, and A. González. "Exploiting Narrow Values for Soft Error Tolerance." Volume 5, June 2006. [Go to IEEE Xplore]
- W. Li, S. P. Mohanty, and K. Kavi. "A Page-based Hybrid (Software-Hardware) Dynamic Memory Allocator." Volume 5, July 2006. [Go to IEEE Xplore]
- J. Donald and M. Martonosi. "An Efficient, Practical Parallelization Methodology for Multicore Architecture Simulation." Volume 5, Aug. 2006. [Go to IEEE Xplore]
- A. Mallik, B. Lin, G. Memik, P. Dinda, and R. Dick. "User-Driven Frequency Scaling." Volume 5, Nov. 2006. [Go to IEEE Xplore]
- A. Bracy, K. Doshi, and Q. Jacobson. "Disintermediated Active Communication." Volume 5, Nov. 2006. [Go to IEEE Xplore]
- C. Blundell, E. C. Lewis, and M. M. K. Martin. "Subleties of Transactional Memory Atomicity Semantics." Volume 5, Nov. 2006. [Go to IEEE Xplore]
- G. Price and M. Vachharajani. "A Case for Compressing Traces with BDDs ." Volume 5, Nov. 2006. [Go to IEEE Xplore]
|
Site
Updated: 30 June 2008
Send general comments and suggestions regarding this site to Joseph Calandrino at jac4dt(at)virginia.edu.
This site and all contents (unless otherwise noted) are Copyright ©2001-2007 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE.
|
