





Exceptions:

1. Faults

or about usually

fix & re-run

Caused by instruction that sometimes succeeds

$\div 0$ Page fault
2. Interrupts

invisible →

Caused outside the code

timer


continue keys
3. Traps

look like call

Caused by an instruction that always fails

syscall

continue with changed state




HW on exception

1. Suspend your code
 - Copy of PC, reg, flags
2. look up handler in exception table
3. in kernel mode, call handler

Single-level PT

max % of di, 0x5014





TLB vs other cache L1, L2...

Parallel parity

Where is everything physically
both MLPT or just one?

PLRU

TLB has no block
instead it has a PTE



Parity

$$(X \Rightarrow 16) \wedge X$$