



Cycle 2  
 m 200:123


rax	200
rcx	300




addy %rax, %rax

addy %rax, %rax

addy %rax, %rax




I




E

W




Timing

clock speed : slowest for longest logic path



$$10 + 100 + 50 + 100 + 40$$

$$= 300 \text{ ns}$$



$$350 \text{ ns} = 2.8 \text{ MHz}$$

$$= 170 \text{ ns} = 5.8 \text{ MHz}$$