


each inst has unique dest reg

reg. renaming




dependency Graph

```

addq %rax, %rcx
xorq %rcx, %rdx
subq %rdx, %rcx
org %rcx, %rax
    
```





→  $H_{23} = H_0 + H_{22}$

→  $H_{63} = H_{23} \wedge H_{11}$




# functional Unit

in ← ISSUE  
→ INST




↓ announce/broadcast


$$H_{23} = Q_{12345}$$



↓  
out




rem4p





HW reg


↓  $H_{23} = 0x12345$



bus



↓  
CISC / RISC  
x86 → ARM



ISA

$N$  ops

AAA



Translum

— % 10  
— +  
— cur  
—  
—  
—