Composite-ISA Cores: Enabling Multi-ISA Heterogeneity Using a Single ISA

ABSTRACT
Heterogeneous multicore architectures are comprised of multiple cores of different sizes, organizations, and capabilities. These architectures maximize both performance and energy efficiency by allowing applications to adapt to phase changes by migrating execution to the most efficient core. Heterogeneous-ISA architectures further take advantage of the inherent ISA preferences of different application phases to provide additional performance and efficiency gains.

This work proposes composite-ISA cores that implement composite feature sets made available from a single large superset ISA. This architecture has the potential to recreate, and in many cases supersede, the gains of multi-ISA heterogeneity, by leveraging a single composite-ISA, exploiting greater flexibility in ISA choice. Composite-ISA CMPs enhance existing performance gains due to hardware heterogeneity by an average of 19%, and have the potential to achieve an additional 31% energy savings and 35% reduction in Energy Delay Product, with no loss in performance.

1. INTRODUCTION
Modern processors increasingly employ specialization to improve the execution efficiency of domain-specific workloads [1, 2, 3, 4, 5, 6]. Additionally, some take advantage of microarchitectural heterogeneity by combining large high-performance cores and small power-efficient cores on the same chip, to create efficient designs that cater to the diverse execution characteristics of general-purpose mixed workloads [7, 8, 9, 10, 11, 12, 13, 14]. Heterogeneous-ISA architectures [15, 16, 17] further expand the dimensions of hardware specialization by synergistically combining microarchitectural heterogeneity with ISA heterogeneity, exploiting the inherent ISA affinity of an application.

ISA heterogeneity provides the hardware architect and the compiler designer with finer control over features such as register pressure, predication support, and addressing mode availability, that could each significantly impact the overall throughput of the code [16, 18, 19, 20]. Multiple independent explorations have shown that ISA heterogeneity substantially improves execution efficiency in both chip multiprocessor (CMP) [15, 16, 17, 18, 19, 20, 21] and datacenter environments [22, 23], and these effects are particularly pronounced in scenarios where microarchitectural heterogeneity alone provides diminishing returns [16, 19].

However, in prior work the ISA-dependent features had to be selected at a very coarse level. For example, the hardware designer might either choose x86 that comes with perhaps one key feature of interest but a lot of other overheads, or Thumb which forgoes several non-essential features but also a few others that are of significance. Such coarse selection greatly restricts both the ability to assign threads to the best core, but even more so it greatly restricts the processor architect in identifying the best combination of hardware features to assign to a globally optimal set of heterogeneous cores.

Furthermore, despite their potential for greater performance and energy efficiency, the deployment of heterogeneous ISAs on a single chip is non-trivial. First, integration of multiple vendor-specific commercial ISAs on a single chip is fraught with significant licensing, legal, and verification costs and barriers. Second, process migration in a heterogeneous-ISA CMP necessitates the creation of fat binaries, and involves expensive binary translation and state transformation costs due to the difference in encoding schemes and application-binary interfaces (ABI) of fully disjoint ISAs.

This work proposes composite-ISA architectures that employ compact cores implementing fully custom ISAs derived from a single large superset ISA. If such an architecture can just match the performance and energy of the multi-ISA designs, this is a significant win due to the elimination of multi-vendor licensing, testing and verification issues, fat binaries, and high migration overheads. However, our results show that this design can, in fact, significantly outperform fully heterogeneous-ISA designs, due to greatly increased flexibility in creating cores that mix and match specific sets of features.

To derive fully custom ISAs with diverse capabilities, we first construct a well-defined baseline superset ISA that offers a wide range of customizable features: register depth (programmable registers supported), register width, addressing mode complexity, predication, and vector support. Ignoring some permutations of these features that are not viable or unlikely to be useful, this still gives the processor designer 26 custom ISAs that are potentially useful. Thus, by starting with a single superset ISA, the designer has far more choice and control than selecting from among existing commercial ISAs.

This work features a massive design space exploration that sweeps through all viable combinations of the customizable ISA features, along with an extensive set of customizable microarchitectural parameters, to identify optimal designs. A major contribution of this work is the isolation of specific ISA features that improve single thread performance and/or increase multi-programmed workload throughput/efficiency, and an extensive study of their effect on important architectural design choices that enable efficient transistor investment on the available silicon real estate.

In this work, we construct the superset ISA using extensions and mechanisms completely consistent and compatible with the existing Intel x86 ISA. However, we note that greater levels of customization can be achieved by creating a new (superset) ISA from scratch. We start with x86 because it not only already employs a large set of the features we want, but it has a clear history and process for adding extensions. In this work, we present detailed compiler techniques to extend the x86 backend to both support and exploit the extra features that we add and to customize existing features. We also describe migration strategies (with negligible binary translation costs) to switch between the composite ISAs that implement overlapping feature sets. In addition, this work features a comprehensive analysis of the hardware implications of the custom feature set options, including a full synthesized RTL design of multiple versions of the x86 decoder.

Due to the constraint of a single baseline superset ISA, the derived custom ISAs can never incorporate all traits of
distinct vendor-specific ISAs (such as the code compression of Thumb). However, the greater flexibility and composability of our design results in greater overall efficiency. In designs optimized for multithreaded mixed workloads, we gain 18% in performance and reduce the energy-delay product (EDP) by 35% over single-ISA heterogeneous designs, without sacrificing most of the benefits of a single ISA. In designs optimized for single thread performance/efficiency, we achieve a speedup of 20% and an EDP reduction of 28% on average, over designs that only employ hardware heterogeneity. Further, we match and in fact supersede (by 15%) the gains of a heterogeneous-ISA CMP with vendor-specific ISAs, while effectively eliminating vendor-specific ISA licensing issues, fat binary requirements, binary translation, and state transformation costs.

2. RELATED WORK

Kumar, et al. [10,11,12] introduced single-ISA heterogeneous multicore architectures. These architectures employ cores of different sizes, organizations, and capabilities, allowing an application to dynamically identify and migrate to the most efficient core, thereby maximizing both performance and energy efficiency. Single-ISA heterogeneity has been well studied and applied broadly in embedded [8,4], general-purpose [10,11,24], GPU [3,7], autonomous driving [25], and datacenter [26,27,28] environments. Architects have further explored several microarchitectural [29,30,31,32,33,34,35,36] and scheduling techniques [13,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53] to better harness the gains due to single-ISA heterogeneity.

Heterogeneous-ISA architectures [15,16,17,20,21] explore yet another dimension of heterogeneity. These architectures allow cores that are already microarchitecturally heterogeneous to further implement diverse instruction sets. By exploiting ISA affinity, where different code regions within an application inherently favor a particular ISA, they realize substantial performance and efficiency gains over hardware heterogeneity alone. Prior work shows that ISA affinity is beneficial not just in general-purpose environments, but could potentially enable significant energy efficiency in datacenter environments [23,22,54]. Wang, et al. [55] further enable offloading of binary code regions in a heterogeneous-ISA client/server environment. Furthermore, considerable prior work implements replicated OS kernel support for heterogeneous-ISA architectures [56,23,57].

Blem, et al. [58] claim that modern ISAs such as ARM and x86 have a similar impact in terms of performance and energy efficiency, but that work only compares similarly register pressure-constrained ISAs (ARM-32 and x86-32), turns off machine-specific tuning, ignores feature set differences (e.g., Thumb), and makes homogeneous hardware assumptions, unlike the work on heterogeneous-ISA architectures [16,20,23,22]. Akram and Sawalha [18,19] perform extensive validation of the conflicting claims and conclude that the ISA does indeed have a significant impact on performance.

The RISC-V architecture provides extensive support in terms of both instruction set design and customizations for hardware accelerators [59,60]. Although we choose our baseline ISA to be x86, the techniques we describe are not limited to x86. The RISC-V ISA allows enough flexibility to carve out similar axes of customization that we explore in this work, and thus would also be a reasonable host ISA for a composite-ISA architecture. On a fixed-length ISA like RISC-V, we expect to retain most of the benefits due to diversity in register depth/width, predication, and addressing mode complexity. However, there may be additional effects due to the difference in code density—some of which manifested in the multi-vendor heterogeneous-ISA work that considered both fixed-length and variable-length ISAs [16].

There has been significant design space exploration [61,62,63,64,12,10] studies in related work. Intel’s QuickIA [65], Fabscalar [66,67], OpenPiton [68,69], and Alladin [70,71] further allow the exploration of heterogeneous architectures of varying complexity. We do not include the exploration of GPUs and other accelerator designs in our search space since we target diversity in execution characteristics and our primary goal is to achieve the gains of multi-vendor ISA-heterogeneity [16,20,23,19] using a single ISA.

3. ISA FEATURE SET DERIVATION

In this section, we describe our superset ISA. It resembles x86, but with an additional set of features that can be customized along 5 different dimensions: register depth, register width, opcode and addressing mode complexity, predication, and data-parallel execution. We further study the code generation impact, processor performance, power, and area implications of each dimension.

Register Depth. The number of programmable registers exposed by the ISA to the compiler/assembly programmer constitutes an ISA’s register depth. The importance of register depth as an ISA feature is well established due to its close correlation to the actual register pressure (number of registers available for use) in any given code region [72,73,74,75]. While most compiler intermediate representations allow for a large number (potentially infinite) of virtual registers, the number of architectural registers is limited, resulting in spills and refills of temporary values into memory, and limiting the overall instruction-level parallelism [18,19].

Register depth not only affects efficient code generation, but significantly impacts machine-independent code optimizations due to (register pressure sensitive) redundancy elimination and re-materialization (re-computation of a temporary value to avoid spills/refills) [76,77,78,79,80]. For example, decreasing the register depth from 32 to 16 registers in our custom feature sets results in a increase of 3.7% in stores (spills), 10.3% in loads (refills), 3.5% increase in integer instructions and 2.7% in branch instructions (rematerialization) on the SPEC CPU2006 benchmarks compiled using the methodology described in Section 4.

Furthermore, the backend area and power is strongly correlated to the ISA’s register depth, impacting the nature and size of structures such as the reorder buffer and the physical register file – even with register renaming (i.e., dynamically scheduled cores) the physical register file still scales partially with ISA register depth. In our superset ISA, we allow register depth to be customized to 8, 16, 32, and 64 registers. A composite-ISA design that customizes each core with a different register depth alleviates the register pressure of impacted code regions by migration to a core with greater register depth, and at the same time saves power by enabling smaller microarchitectural structures in other cores.

Register Width. Like register depth, the register width of an architecture impacts performance and efficiency in several different ways. First, wider data types implies wider pointers allowing access to larger virtual memory and avoiding unnecessary memory mapping to files. However, wide
pointers potentially expand the cache working set, thereby negatively impacting performance [81]. Second, wider registers can often be addressed as individual sub-registers enhancing the overall register depth of the ISA. Most compilers’ register allocators take advantage of sub-registers (e.g., eax, ax, al etc) and perform aggressive live range splitting and sub-register coalescing [79,77,82,83,84,85]. Third, emulating data types wider than the underlying ISA/core’s register width not only requires more dynamic instructions, but could potentially use up more registers and thereby adversely impact register pressure.

Finally, wider registers imply larger physical register files in the pipeline which impacts both core die area and overall power consumption. In our experiments, doubling the register width from 32 bits to 64 bits impacts processor power by as much as 6.4% across different register depth organizations. Our superset ISA supports both 32-bit and 64-bit wide registers like x86, but we modify the instruction encoding to eliminate any restrictions on the addressing of a particular register, sub-register, or combination thereof.

**Instruction Complexity.** The variety of opcodes and addressing modes offered by an instruction set controls the mix of dynamic instructions that enter and flow through the pipeline. Incorporating a reduced set of opcodes and addressing modes into the instruction set could significantly simplify the instruction decode engine, if chosen carefully. In fact, by excluding instructions that translate to more than one micro-op, we can save as much as 9.8% in peak power and 15.1% in area. However, for some code regions, such a scheme could increase the overall code size, potentially impacting both the overall instruction cache accesses and instruction fetch energy.

To derive such a reduced feature set, we carve out a subset of opcodes and addressing modes from our superset ISA that can be implemented using a single micro-op, essentially creating custom cores that implement the x86 micro-op ISA, albeit with variable-length encoding. The reduced feature set, called microx86 in this work, adheres to the load-compute-store philosophy followed by most RISC architectures. As a result, we could view this option as RISC vs CISC support. While one could conceive a more aggressive low-power implementation of microx86 that implements fewer opcodes and further recycles opcodes for a more compact representation [86,87,88,89,90], we keep all the same opcodes, and thus follow x86’s existing variable-length encoding and 2-phase decoding scheme. This not only maintains consistency with existing implementations of x86, but prevents us from incurring the binary translation costs associated with multivendor heterogeneous-ISA designs. However, this does mean we cannot completely replicate the instruction memory footprint of a theoretically minimal representation.

**Predication.** Predication converts control dependences into data dependences in order to eliminate branches from the instruction stream and consequently take pressure off the branch predictor and associated structures [91,92,93,94,95], while also removing constraints on the compiler’s instruction scheduler. Modern ISA implementations of predication can be classified into three categories: (a) partial predication that allows only a subset of the ISA’s instructions to be predicated, (b) full predication that allows any instruction to be predicated using a predefined set of predicated registers, and (c) conditional execution that allows any instruction to be predicated using one condition code register.

The x86 ISA already implements partial predication via cmovxx instructions that are predicated on condition codes. In this work, we add full predication support to our superset ISA, allowing any instruction to be predicated using any available general-purpose register using the if-conversion strategy described in Section 4. While predication eliminates branch dependences, aggressive if-conversion typically increases the number of dynamic instructions, thus placing more pressure on the instruction fetch unit and the instruction queue. In our custom feature sets that offer predication, we observe an average increase of 0.6% in the number of dynamic instructions with a reduction of 6.5% in branches.

**Data-Parallel Execution.** Most modern instruction sets offer primitives to perform SIMD operations [96,97,81,98] to take advantage of the inherent data-level parallelism in specific code regions. The x86 ISA already supports multiple feature sets that implement a variety of SIMD operations. We include the SSE2 feature set in our superset ISA that can compute on data types that are as wide as 128 bits as implemented in the gem5 simulator [99]. Furthermore, we constrain our microx86 implementations to not include SSE2 since more than 50% of SIMD operations rely on l: n encoding of macro-op to micro-op. In our composite-ISA design, cores that do not implement SSE2 save 7.4% in peak power and 17.3% in area. They execute a precompiled scalarized version of the code when available, and in most cases, migrate code regions that enter intense vector activity to cores with full vector support.

In summary, we derive 26 different custom feature sets along the five dimensions described above. We exclude full predication from our 32-bit feature sets that have only 8 registers since they suffer from high register pressure. In fact, LLVM’s predication profitability analysis seldom turns on predication with 8 registers. Similarly, we constrain 64-bit ISAs to support a register depth of at least 16.

Figure 2 shows the dynamic instruction (micro-op) breakdown for the SPEC CPU2006 benchmarks on three different custom ISAs: (a) the 32-bit version of microx86 with a register depth of 8 and no additional features (smallest feature set in our exploration), (b) the x86-64 ISA with SSE and no other customizations, and (c) the superset ISA which implements all the features described above. Due to the high register pressure in microx86-32, it incurs an average of 28%
higher memory references than x86-64 and an overall expansion of 11% in the number of micro-ops. Also compared to the x86-64, we find that the superset ISA, owing to the diverse set of custom features added, sees an average reduction of 8.5% in loads (spill elimination), 6.3% in integer instructions (aggressive redundancy elimination), and 3.2% in branches (predication).

4. COMPILER AND RUNTIME STRATEGY

In this section, we describe our compilation strategy that generates code to efficiently take advantage of the underlying custom feature sets, and our runtime migration strategy that allows code regions to seamlessly migrate back and forth between different custom feature sets, without the overhead of full binary translation and/or state transformation.

4.1 Compiler Toolchain Development

Compilation to a superset ISA or a combination of custom feature sets allows different code regions to take advantage of the variety of custom feature sets implemented by the underlying hardware. For example, code regions with high register pressure could be compiled to execute on a feature set with greater register depth, and code regions with too many branches could be compiled to execute predicated code. We leverage the LLVM MC infrastructure [85] to efficiently encode the right set of features supported by the underlying custom design and further propagate it through various instruction selection, code generation, and machine-dependent optimization passes. We further take advantage of the MC code emitter framework to encode feature sets such as register depth and predication that require an extra prefix.

To convert the existing x86 backend to that of the superset ISA, we first include the additional 48 registers in the ISA’s target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

target description and further associate code density costs with it. This enables the register allocator to always priori-

4.2 Migration Strategy

Process migration across overlapping custom feature sets could involve two scenarios. In an upgrade scenario, a process is compiled to use only a subset of the features implemented by the core to which it is migrated, and therefore can resume native execution immediately after migration (no binary translation or state transformation). Conversely, in a downgrade scenario, the core to which a process is migrated implements only a subset of the features being used by the running code, which necessitates minimal binary translation of unimplemented features. We outline the following low-overhead mechanisms to handle feature downgrades.

Owing to the overlapping nature of the feature sets (same opcode and instruction format), feature emulation entails only a small set of binary code transformations, in contrast to full blown cross-ISA binary translation. First, when we down-
5. DECODER DESIGN

In this section, we describe our customizations to the x86 instruction encoding and decoder implementation to support the 26 feature sets derived in Section 3. We show that, due to the extensible nature of the x86 ISA, the decoder implementation requires minimal changes to support the new features and has a small overall peak power and area impact.

5.1 Instruction Encoding

Feature extensions to the x86 instruction set are not uncommon. In accordance with its code density and backward compatibility goals, major feature set additions to x86 (e.g., REX, VEX, and EVEX) have been encoded by exploiting unused opcodes and/or by the addition of new (optional) prefix bytes. We use similar mechanisms to encode the specific customizations we propose as shown in Figure 3.

To double/quadruple the register depth of x86-64, we add a new prefix — REXBC, similar to the addition of the REX (register extension) prefix that doubled both the register width and depth of x86-32, giving rise to the x86-64 ISA. In particular, the REXBC prefix encodes 2 extra bits for each of the 3 register operands (input/output register, base, and index), which is further combined with 4 bits from the REX, MODRM, and SIB bytes, to address any of the 64 programmable registers. Furthermore, we use the remaining 2 bits of the REXBC prefix to lift restrictions in x86 that do not allow certain combinations of registers and subregisters to be used as operands in the same instruction. Finally, we exploit an unused opcode 0xd6 to mark the beginning of a REXBC prefix. Similarly, to support predication, we use a combination of an unused opcode 0xf1 and a predicate prefix. To efficiently support diamond predication (described in Section 5), we use the predicate prefix to encode both the nature (true/not-true) of the conditional (bit 7) and the register (bits 0-6) the instruction is predicated on.

All of the insights in this paper apply equally (if not more so) to a new superset ISA designed from scratch — such an ISA would allow much tighter encoding of these options.

5.2 Decoder Analysis

Figure 4 shows the step-by-step decoding process of a typical x86 instruction. Owing to the variable length encoding, x86 instructions go through a 2-phase decode process. In the first phase, an instruction-length decoder (ILD) fetches and decodes raw bytes from a prefetch buffer, performs length validation, and further queues the decoded macro-ops into a macro-op buffer. These macro-ops are fused into a single macro-op when viable, and further fed as input into one of the instruction decoders that decode it into one or more micro-ops. The decoded micro-ops are subjected to fusion again, to store them in the micro-op queue and the micro-op cache in a compact representation, and are later unfused and dispatched as multiple micro-ops. The micro-op cache is both a performance and power optimization that allows the engine to stream decoded (and potentially fused) micro-ops directly from the micro-op cache, turning off the rest of the decode pipeline until there is a micro-op miss.

In our RTL implementation, we model an ILD based on the parallel instruction length decoder described by Madhuri, et al. [103]. The ILD has 3 components: (a) an instruction decoder that decodes each byte of an incoming 8-byte chunk as the start of an instruction, decoding prefixes and opcodes, (b) a length calculator that speculatively computes the length of the instruction based on the decoded prefixes and opcodes, and (c) an instruction marker that checks the validity of the computed lengths, marks the begin and end of an instruction, and detects overflows into the next chunk.

Since our customizations affect the prefix part of the instruction, we modify the eight decode subunits of the instruction decoder to include comparators that generate extra decode signals to represent the custom register depth and predicate prefixes. These decode signals propagate through the speculative instruction length calculator and the instruction marker requiring wider multiplexers in the eight length subunits, the length control select unit, and the valid begin unit. These modifications to the instruction length decoder result in an increase of 0.87% in total peak power and 0.65% in area for our superset ISA.

Furthermore, we increase the width of the macro-op queue by 2 bytes to account for the extra prefixes. Since predication support and greater register depth in our superset ISA could potentially require wider micro-op ISA encoding, we increase the width of the micro-op cache and the micro-op queue by 2 bytes. Finally, for our micro86 implementations, we replace the complex 1:4 decoder with another simple 1:1 decoder and forgo the microsequencing ROM. From our analysis, a decoder that implements our simplest feature

![Figure 3: Customizations to x86 Encoding](image-url)

![Figure 4: x86 Fetch/Decode Engine](image-url)
Table 1: Feature Exploration Space

<table>
<thead>
<tr>
<th>ISA Parameter</th>
<th>Options</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register depth</td>
<td>8, 16, 32, 64 registers</td>
</tr>
<tr>
<td>Register width</td>
<td>32-bit, 64-bit registers</td>
</tr>
<tr>
<td>Instruction/Addressing mode complexity</td>
<td>1:1 macro-op/micro-op encoding (load-store x86 micro-op ISA), 1:0 macro-op/micro-op encoding (fully CISC x86 ISA)</td>
</tr>
<tr>
<td>Predication Support</td>
<td>Full Predication like IA-64/Hexagon vs Partial (cmov) Predication</td>
</tr>
<tr>
<td>Data Parallelism</td>
<td>Scalar vs Vector (SIMD) execution</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Microarchitectural Parameter</th>
<th>Options</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction Queue Sizes</td>
<td>32, 64</td>
</tr>
<tr>
<td>Decoder Configurations</td>
<td>1-3:1 decoder, 1-1:4 decoder, MIMD</td>
</tr>
<tr>
<td>Micro-op Optimizations</td>
<td>Micro-op Cache, Micro-op Fusion</td>
</tr>
<tr>
<td>Instruction Buffer Sizes</td>
<td>64, 128</td>
</tr>
<tr>
<td>Physical Register File</td>
<td>96 INT, 64 FP/SIMD, 96 INT, 96 FP/SIMD</td>
</tr>
<tr>
<td>Branch Predictors</td>
<td>2-level local, gshare, tournament</td>
</tr>
<tr>
<td>Integer ALUs</td>
<td>1, 3, 6</td>
</tr>
<tr>
<td>FP/SIMD ALUs</td>
<td>1, 2, 4</td>
</tr>
<tr>
<td>Load/Store Queue Sizes</td>
<td>16, 32</td>
</tr>
<tr>
<td>Instruction Cache</td>
<td>32KB 4-way, 64KB 4-way</td>
</tr>
<tr>
<td>Private Data Cache</td>
<td>32KB 4-way, 64KB 4-way</td>
</tr>
<tr>
<td>Shared Last Level (LL) Cache</td>
<td>4-banked 3MB 4-way, 4-banked 8MB 8-way</td>
</tr>
</tbody>
</table>

Table 2: x86-ized versions of Thumb, Alpha, and x86-64

<table>
<thead>
<tr>
<th>microx86-32D-32W</th>
<th>microx86-32D-64W</th>
<th>x86-64-like Features</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thumb-like Features</td>
<td></td>
<td>Alpha-like Features</td>
</tr>
<tr>
<td>Load/Store Architecture</td>
<td></td>
<td>Register Depth: 32</td>
</tr>
<tr>
<td>Register Depth: 8</td>
<td></td>
<td>Register Width: 64</td>
</tr>
<tr>
<td>No SIMD support</td>
<td></td>
<td>SIMD support</td>
</tr>
<tr>
<td>Exclusive Features:</td>
<td></td>
<td>CMOV support</td>
</tr>
<tr>
<td>Thumb-specific Features</td>
<td></td>
<td>Alpha-specific Features</td>
</tr>
<tr>
<td>Code Compression</td>
<td></td>
<td>Fixed-length instructions (one-step decoding)</td>
</tr>
<tr>
<td>Fixed-length instructions</td>
<td></td>
<td>More FP Registers</td>
</tr>
<tr>
<td>More FP Registers</td>
<td></td>
<td>x86-specific Features</td>
</tr>
</tbody>
</table>

set microx86-32 consumes 0.66% less peak power and takes up 1.12% lesser area than the x86-64 decoder, and our superset decoder consumes 0.3% more peak power and takes up 0.46% more area than the x86-64 decoder. These variances do not include the increases or savings from the ILD.

6. METHODOLOGY

Table 1 shows our design space that consists of 5 dimensions of ISA customizations and 19 micro-architectural dimensions. After careful pruning of configurations that are not viable (e.g., 4-issue cores with a single INT/FP ALU) or unlikely to be useful (full predication with 8 registers), this results in 26 different custom ISA feature sets, 180 microarchitectural configurations, and 4680 distinct single core design points, that each are spread across a wide range of per-core peak power (4.8W to 23.4W) and area (9.4mm² to 28.6mm²) distributions. The goal of our feature set exploration is to find an optimal 4-core multicore configuration using the fully custom feature sets derived out of the superset ISA. Our objective functions that evaluate optimality include both performance and energy delay product (EDP), for both multithreaded and single-threaded workloads. Our workloads include 8 SPEC CPU2006 benchmarks further broken down into 49 different application phases using the SimPoint [104, 105] methodology.

We use the gem5 [99] simulator to measure performance in both our inorder and out-of-order cores. We modify the gem5 simulator to include micro-op cache and micro-op fusion support in order to measure the impact of our customizations in light of existing micro-op optimizations. However, we do not employ micro-op fusion in our microx86 ISA because each instruction only decomposes into one micro-op and the micro-op fusion unit doesn’t yet combine micro-ops from different macro-ops. Our implementations of the micro-op cache and fusion are consistent with guidelines mentioned in the Intel Architecture Optimization Manual [106].

We perform a full RTL synthesis using the Synopsis Design Compiler to measure the decoder area and power overheads of each of the customizations we employ in our feature sets, as described in Section 5. We also use the McPAT [107] power modeling framework to evaluate the power.

7. RESULTS

7.1 Performance and Energy Efficiency

This section elaborates on the findings of our design space exploration. We identify custom multicore designs that benefit from both hardware heterogeneity and feature set diversity, providing significant gains over designs that exploit only hardware heterogeneity. Furthermore, these designs recreate the effects or in most cases, surpass the gains offered by a fully heterogeneous-ISA CMP that implements a completely disjoint set of vendor-specific ISAs and requires sophisticated OS/runtime support. We conduct multiple searches through our design space to model different execution scenarios and budget constraints.

In each search, we identify three optimal 4-core multicore designs: (1) homogeneous x86-64 CMPs that employ cores that implement the same ISA and the same microarchitecture, (2) x86-64 CMPs that exploit hardware heterogeneity alone, and (3) composite-ISA x86-64 CMPs that exploit hardware heterogeneity and full ISA feature diversity.

In addition, we also identify two intermediate design points of interest: (1) heterogeneous-ISA CMPs [16] that implement three fixed, disjoint, vendor-specific ISAs (x86-64, Alpha, Thumb), and (2) composite-ISA CMPs that exploit hardware heterogeneity and a limited form of feature diversity via three x86-based fixed feature sets that resemble the above vendor-specific ISAs. We use the latter design as a vehicle
to demonstrate that vendor-specific ISA heterogeneity can be recreated to a large extent by carving out custom feature sets from a single sufficiently-diverse superset ISA. Table 2 offers a more detailed comparison.

Thus, we compare against a number of interesting configurations, but two are most revealing. Since we seek to replicate the advantage of multi-ISA heterogeneity over single-ISA heterogeneity, the single-ISA heterogeneous result is our primary baseline for comparison. However, the multi-vendor (x86, Thumb, Alpha) result represents our “goal” that we strive to match, yet with essentially a single ISA and far fewer costs.

Table 3: Composite-ISA Multicore Architectural Composition (optimized for multi-programmed throughput)

<table>
<thead>
<tr>
<th>Peak Power Budget: 20W</th>
<th>Core</th>
<th>Complexity</th>
<th>Reg Width</th>
<th>Reg Depth</th>
<th>Predication</th>
<th>Issue Width</th>
<th>ROB</th>
<th>INT ALU</th>
<th>INT MUL</th>
<th>FP Reg</th>
<th>FP/SIMD</th>
<th>LSQ</th>
<th>L1 Sz/Assoc</th>
<th>L2 Sz/Assoc</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.6 µx86 &amp; 32 16 P &amp; 1</td>
<td>16 32 64 6 1 1 16 64kB/4</td>
<td>1MB/4</td>
<td>1 x86 32 16 P</td>
<td>1</td>
<td>7 64 16 64 32 2 1 1 16 64kB/4</td>
<td>1MB/4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.6 µx86 &amp; 32 16 P &amp; 2</td>
<td>16 32 64 6 1 1 16 64kB/4</td>
<td>2MB/8</td>
<td>2 x86 32 16 P</td>
<td>1</td>
<td>7 64 16 64 32 2 1 1 16 64kB/4</td>
<td>2MB/8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.6 µx86 &amp; 32 16 P &amp; 3</td>
<td>16 32 64 6 1 1 16 64kB/4</td>
<td>3MB/8</td>
<td>3 x86 32 16 P</td>
<td>1</td>
<td>7 64 16 64 32 2 1 1 16 64kB/4</td>
<td>3MB/8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 4: Composite-ISA Multicore Architectural Composition (optimized for multi-programmed efficiency)

<table>
<thead>
<tr>
<th>Peak Power Budget: 20W</th>
<th>Core</th>
<th>Complexity</th>
<th>Reg Width</th>
<th>Reg Depth</th>
<th>Predication</th>
<th>Issue Width</th>
<th>ROB</th>
<th>INT ALU</th>
<th>INT MUL</th>
<th>FP Reg</th>
<th>FP/SIMD</th>
<th>LSQ</th>
<th>L1 Sz/Assoc</th>
<th>L2 Sz/Assoc</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.6 µx86 &amp; 32 16 P &amp; 1</td>
<td>16 32 64 6 1 1 16 64kB/4</td>
<td>1MB/4</td>
<td>1 x86 32 16 P</td>
<td>1</td>
<td>7 64 16 64 32 2 1 1 16 64kB/4</td>
<td>1MB/4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.6 µx86 &amp; 32 16 P &amp; 2</td>
<td>16 32 64 6 1 1 16 64kB/4</td>
<td>2MB/8</td>
<td>2 x86 32 16 P</td>
<td>1</td>
<td>7 64 16 64 32 2 1 1 16 64kB/4</td>
<td>2MB/8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.6 µx86 &amp; 32 16 P &amp; 3</td>
<td>16 32 64 6 1 1 16 64kB/4</td>
<td>3MB/8</td>
<td>3 x86 32 16 P</td>
<td>1</td>
<td>7 64 16 64 32 2 1 1 16 64kB/4</td>
<td>3MB/8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 5 compares the performance and energy efficiency of the five optimal designs listed above, optimized to provide multi-programmed workload throughput when constrained under different peak power and area budgets. There are four major takeaways from this experiment. First, the designs that exploit feature diversity alongside hardware heterogeneity consistently and significantly outperform the designs that exploit only hardware heterogeneity. This is because hardware heterogeneity tends to diminish when the amount of available chip real estate becomes too small or too generous. Second, we find in the resulting optimal architectures that in an especially tightly power/area constrained environment, every feature present in the superset ISA is implemented by at least one core in the composite-ISA design. When the constraints become more relaxed, the composite-ISA designs continue to implement at least 10 out of the 12 features described in Section 3. Third, the composite-ISA designs that implement the x86-ized versions of the vendor-specific ISAs trail slightly but generally match the gains of the fully heterogeneous-ISA designs. Fourth, the composite-ISA de-
sign with full ISA feature set diversity not only matches but frequently outperforms the fully heterogeneous-ISA design. This indicates that any loss due to the lack of specific ISA encoding and simplified hardware (e.g. decoders) is more than compensated for by the increased flexibility of the composable ISA features.

Overall, composite-ISA designs outperform single-ISA heterogeneous designs by 17.6% on average, and by 30% under tight power constraints.

Table 4 gives the derived optimal designs for some of the experiments from Figure 5. As expected, we see the hardware heterogeneity of previous work, including variation in dynamic scheduling, queue sizes, ROB size, ALU count, and branch predictor (local (L), gshare (G), or tournament (T)). However, we also see significant (perhaps even greater) use of the ISA design space, with variation in complexity, register width, register depth, and predication, not only as constraints vary, but within a single multicore design. For example, with a 20W power budget, we have designs with both the simple (microx86) and complex decoders, two register widths, 3 register depths, and both full and partial predication. It is interesting to note that for that tight power budget, the x86 design has a large number of registers but is otherwise conservative (scalar issue, narrow registers), while the microx86 core uses the saved power budget for more aggressive features like wider issue and tournament predictors. Overall, we see no clear dominant choice for any of our ISA features, but rather each optimal design taking good advantage of the choice of ISA parameters.

In Figure 6 we compare designs optimized to provide multi-threaded workload energy efficiency, measured as Energy Delay Product (EDP), while being constrained under different peak power and area budgets. We observe significant energy savings due to full ISA customization – an average of 31% savings in energy and 34.6% reduction in EDP over single-ISA heterogeneous multicore designs. This result was not necessarily expected, as the Thumb architecture still provides significant advantages over our most conservative microx86 core. However, many codes cannot use Thumb because of its limited features, while the composite-ISA architecture can combine microx86 with a variety of other features and make use of it far more often.

Table 5 gives the derived optimal designs for experiments from Figure 6. We again see the designs taking good advantage of both hardware heterogeneity and ISA heterogeneity. While the choice of decoder complexity is clearly still a boon in this design space, we see more designs that use the full decoder. So while the microx86 ISA coupled with superscalar is a good tradeoff for performance-optimized designs, for example, the EDP-optimized designs favored more x86 scalar designs. In nearly all designs, however, having the choice was the key to reaching the optimal design point.

We next evaluate our designs optimized to provide high single thread performance and energy efficiency. That is, while the prior results optimized for four threads running on four cores, this exploration optimizes for one thread utilizing four cores via migration. When the designs are constrained by peak power budgets, we model them after the dynamic multicore topology where only one core is active at any given point of time, while the rest of the cores are powered off. Figure 7 compares designs optimized to provide high single thread performance and energy efficiency. Note that the peak power budgets are tighter in this case since we
assume only one core to be powered on at a time. Due to the low power constraints, hardware heterogeneity provides only marginal improvements in performance and EDP. However, we observe that every feature of the superset ISA again manifests in at least one of the feature sets implemented by the composite-ISA design, allowing applications to migrate across different cores in order to take advantage of any required ISA feature. We observe an average speedup of 19.5% and an average EDP reduction of 27.8% over single-ISA heterogeneous designs. Moreover, owing to the many low-power and feature-rich \textit{microx86} options available, we can manage to outperform the fully heterogeneous-ISA design that implements vendor-specific ISAs, by 14.6% and reduce EDP by 3.5% under tight (5W) power constraints. The x86-64 versions of the fully heterogeneous-ISA designs again trail, but generally match up well, to the performance levels offered by vendor-specific ISA-heterogeneity. Once again, the composite-ISA design overall matches the performance results of the fully heterogeneous-ISA design, while trailing slightly behind in terms of EDP.

When designs are constrained by area budget, the optimal multicore is typically composed of multiple small cores and one large core that maximizes single thread performance. In Figure 8, we evaluate the single thread performance and energy efficiency of the optimal designs under different area budgets. We observe that the composite-ISA designs sport two out-of-order \textit{microx86} cores even under the most tightly area-constrained environment implementing different register depth and width features in each of them, allowing applications to migrate across cores and take advantage of the specific ISA features. While the fully heterogeneous-ISA design offers similar capabilities due to the area-efficient thumb cores, we note that migration across thumb and x86-64 cores is non-trivial and incurs significant overhead in comparison to the simpler migration across the two overlapping x86-based ISAs in our case. Moreover, under tight constraints, we are able to design more effective composite-ISA architectures due to the greater design options available (e.g., more efficient combination of 32-bit and 64-bit designs), saving an extra 13.2% in EDP when compared to fully heterogeneous-ISA designs.

Overall, the composite-ISA design consistently outperforms the single-ISA heterogeneous design, resulting in an average speedup of 20% and an EDP reduction of 21%.

### 7.2 Feature Sensitivity Analysis

Owing to their feature-rich nature, composite-ISA CMPs consistently offer significant performance and energy efficiency benefits, even in scenarios where hardware heterogeneity provides diminishing returns. One of the major goals of this design space exploration is to identify specific ISA features that contribute toward these benefits, and further help architects make more efficient design choices. However, since ISA features typically manifest as components of a larger feature set a core implements, it is generally non-trivial to measure the effect of a specific feature in isolation.

In this section, we perform additional searches through our design space in order to understand the impact an ISA feature has over performance, energy, and transistor investment, by removing one axis of feature diversity at a time. As an example, consider the search for an optimal composite-ISA CMP that optimizes for multi-programmed throughput under an area budget of 48mm², but constrained to only include designs that limit the number of architectural registers to 16 in all cores. If register depth is an important feature, the optimal design from this search is expected to perform worse than the one chosen through an unconstrained search.

Figure 9 shows the result of this experiment. We make several inferences. First, constraining all cores to implement fewer than 32 architectural registers negates a significant chunk of the performance gain due to feature diversity. Most optimal designs typically employ two or more cores with a register depth of at least 32, and seldom employ cores with fewer than 16 registers. Second, the best performing designs typically include a mix of both 32-bit and 64-bit cores. While 64-bit cores are more efficient at computing on wider data types, 32-bit cores employ smaller hardware structures, saving area for other features. Designs that exclude any one of them incur 3-7% loss in performance. Third, most optimal designs employ both microx86 and x86 cores. While constraining cores to only include microx86 cores marginally affects performance, excluding them limits performance considerably. Finally, most optimal designs include both partially predicated and fully predicated cores.

We will examine these 10 constrained-optimal designs further. For example, this will allow us to compare the four-core design where all cores are \textit{microx86} with the design where all cores are \textit{x86}. Figure 10 shows the transistor investment for the processor part of the real estate for each of the best designs from the above experiment. These designs were all optimized for the same area budget, but here we plot combined core area, without caches; therefore, longer bars imply that the design needed to spend more transistors on cores and sacrifice cache area to get maximum performance. We make the following observations. First, the design that constrains all cores to \textit{microx86} takes up the least combined core area. However, owing to the area efficiency of \textit{microx86}, it is the only design among the 10 that employs all out-of-order cores, each sporting a tournament branch predictor.
second, the design constrained to exclude microx86 takes up the highest processor area, investing most of its transistors on functional units. Note that we always combine SIMD units with x86 cores, and that the microx86 cores lack any SIMD units. Third, the 64-bit-only optimal design spends more transistors on the register file and the scheduler than any other design. In that design, two out of four 64-bit cores are configured with a register depth of 64, with the remaining two configured with 32.

Figure 11 shows the processor energy breakdown by stages for each of the best designs from the above experiment. We find that the energy breakdown shows significant deviation from the corresponding area breakdown. While the decoder requires a greater portion of processor area than the fetch unit, it is the fetch unit that expends more energy during run-time since the decode pipeline is only triggered upon a micro-op cache miss, and instructions are streamed out of the micro-op cache for the most part. Interestingly, the design that constrains all cores to be configured with a register depth of 8 spends significant energy in the Fetch stage. This is due to the artificial instruction bloat caused by spills, re-fills, and re-materializations – a direct consequence of high register pressure. Furthermore, although the x86-only designs invested significantly in SIMD units, the energy spent by the functional units is not nearly as proportional. This is due to relatively infrequent vector activity. Finally, the 64-bit-only design continues to have high register file and scheduler energy.

### 7.3 Feature Affinity

In this section, we study the feature affinity of the eight applications we benchmark, in two specific execution scenarios. In the first scenario, we consider a composite-ISA heterogeneous design optimized for single thread performance under a peak power budget of 10W. Recall that in such a design, hardware heterogeneity provides only marginal ben-
to make some high level inferences about feature affinity. For example, the benchmark sjeng continues to show a clear preference to x86 over microx86, and both benchmarks sjeng and gobmk prefer to execute on fully predicated ISAs during phases of irregular branch activity.

7.4 Migration Cost Analysis

Process migration across composite-ISA cores can involve two scenarios. In a feature upgrade scenario, the core which a process migrates to already implements a superset of the features the process was compiled to, in which case, there is zero binary translation or state transformation costs. On the other hand, in a feature downgrade scenario, the core to which the process migrates implements only a subset of the features the process is compiled to, necessitating minimal translation of unimplemented features. We first discuss the cost of a feature downgrade for any arbitrary code region, and then measure its performance impact on a design optimized for multi-programmed workload throughput.

We measure feature downgrade costs by running each code region that corresponds to a simpoint on an artificially constrained core that only implements a subset of the features the simpoint was compiled to. Figure 14 shows the result of this experiment. We make several important observations here. First, when we downgrade from 64-bit to 32-bit cores, most of the emulation cost is negated due to the cache-efficient 32-bit cores. In fact, we achieve a speedup for some applications when we downgrade them from 64-bit to 32-bit feature sets. Second, since most applications use 32 or fewer registers, there is little emulation cost incurred due to a register depth downgrade from 64 to 32 registers. While we incur some overhead (an average of 2.7%) when we downgrade to a feature set that implements only 16 registers, there is significant overhead (an average of 33.5%) in migrating to a feature set that implements only 8 registers. In all cases, we find that the benchmark hmmer incurs the highest emulation overhead due to a register depth downgrade, concurring with our prior feature affinity analysis. Third, we incur an average of 5.5% overhead when we downgrade to a feature set without full predication. Finally, downgrade from x86 to microx86 comes at a cost of 4.2% on average.

In our design space analysis, we needed to assume optimal selection of compiler features to make the search tractable. In the next experiment, we explore a single instantiation of one of our optimal core configurations, and a single instance

Figure 14: Feature Downgrade Cost

Figure 15: Multi-threaded Workload Throughput with Downgrade Cost

(single set of features) of each compiled binary. The set of features chosen for the binary is the most common one selected for that application (among all possible scheduling permutations). We then run (again, for all permutations of our benchmark set), an experiment with four cores and four applications for 500 billion instructions. Every time one of the applications experiences a phase change that would cause us to re-shuffle job-to-core assignments, we assume a migration cost for each application that moves, and a possible downgrade cost over the next interval for each job that moves to a core that doesn’t fully support the compiled features. Migration cost is measured via simulation for each binary and set of features not supported.

Figure 15 compares the designs optimized for multi-programmed workload throughput with migration cost included. Recall that in such a design, threads often contend for the best core and may not always run on their core of first preference. We observe that the performance degradation due to migrations across composite ISAs is a negligible 0.42%, on average (max 0.75%), virtually preserving all of the performance gains due to feature diversity. We attribute this to the fact that feature downgrades are infrequent and when there is one, the cost of software emulating it is minimal, due to the overlapping nature of feature sets. In fact, out of the 1863 migrations that occur in this experiment, only 125 migrations required downgrade from 64-bit to 32-bit, 171 from a register-depth of 64 to 32, 177 from a register-depth of 64 to 16, and 8 from x86 to microx86.

In summary, composite-ISA heterogeneous designs consistently outperform and use far less energy than single-ISA heterogeneous designs, generally matching or exceeding multi-vendor heterogeneous-ISA designs.

8. CONCLUSION

This paper presents a composite-ISA architecture and compiler/runtime infrastructure that extends the advantages of multi-vendor heterogeneous-ISA architectures. It enables the full performance and energy benefits of multi-ISA design, without the issues of multi-vendor licensing, cross-ISA binary translation, and state transformation. It also gives both the processor designer and the compiler a much richer set of ISA design choices, enabling them to select and combine features that match the expected workload. This provides richer gains in efficiency than highly optimized but inflexible existing-ISA based designs. This architecture gains an average of 19% in performance and over 30% in energy savings over single-ISA heterogeneous designs. Further, it matches and in many cases outperforms multi-vendor heterogeneous-ISA designs, essentially with a single ISA.
9. REFERENCES


[34] H. R. Ghaisemi, U. R. Karpuzcu, and N. S. Kim, “Comparison of single-isa heterogeneous versus wide dynamic range processors for...


[70] Y. S. Shao, B. Reagen, G.-Y. Wei, and D. Brooks, “Aladdyn: A pre-rtl, power-performance accelerator simulator enabling large design space exploration of customized architectures,” in ACM


