

# Microprogramming

**C S D A 2/e**

## Microprogramming Main Points/Terminology

- Difference between **hardwired** control unit and **microprogrammed** control unit
- **Microprogram**
  - **Microinstruction**
  - **Macroinstruction**
- **Control store** and **micro-branching**
- **Horizontal** and **vertical** microprogramming


Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C S D A 2/e**

## Important Trends/Concepts that Led to Microprogramming

- 1940's – **Stored program computers**
  - Program instructions can be stored in memory along with data and can be manipulated like data
- 1947 – MIT Whirlwind
  - real-time flight simulator
  - **control store**
    - **two-dimensional lattice**
      - rows – time sequence
      - columns – control signals

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall



**C S D A 2/e**

## Historical Background (cont'd)

- 1951 – Maurice Wilkes
  - Sequencing of control signals within the computer was similar to the sequencing actions required in a regular program.
  - A stored program to represent the sequences of control signals. Called it **microprogramming**
    - Divide machine instructions into subinstructions (**microinstructions**) that implement the instruction set of the machine
    - Full set of microinstructions made up the **microprogram**

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C**  
**S**  
**D**  
**A**  
2/e

## 1970s

- Complex instruction sets
  - Trend towards instruction sets very similar to high-level languages

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C**  
**S**  
**D**  
**A**  
2/e

## Important Trends that Led to Microprogramming

- **Control logic design**
  - Complex and error-prone
  - Need a simpler method of developing the control logic for a computer
  - Writing a program
    - Simpler than designing the logic
    - Easier to change
- Benefits microprogramming offers
  - More complex instructions can be implemented
  - More primitive than assembly
  - Reduces field changes to defects

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C**  
**S**  
**D**  
**A**  
2/e

## Is Microprogramming Still Used Today?

- ROM's used to be faster than RAM, but not any longer
  - Control stores were implemented on ROM
- Instruction sets have become much simpler (than the 1970s)
  - Less complexity
- Computer-aided design tools have improved

**Yes, but benefits need to be weighed against costs: Complex ISAs such as IA-32 sometimes have more complex instructions implemented as microprograms.**

**Pentium, Pentium 4, special-purpose processors, etc.**

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C**  
**S**  
**D**  
**A**  
2/e

## Microprogramming: Basic Idea

- Recall control sequence for 1-bus SRC

Step	Concrete RTN	Control Sequence
T0.	MA ← PC; C ← PC+4;	PC <sub>out</sub> , MA <sub>in</sub> , Inc4, C <sub>in</sub> , Read
T1.	MD ← M[MA]; PC ← C;	C <sub>out</sub> , PC <sub>in</sub> , Wait
T2.	IR ← MD;	MD <sub>out</sub> , IR <sub>in</sub>
T3.	A ← R[rb];	Grb, R <sub>out</sub> , A <sub>in</sub>
T4.	C ← A + R[rc];	Grc, R <sub>out</sub> , ADD, C <sub>in</sub>
T5.	R[ra] ← C;	C <sub>out</sub> , Gra, R <sub>in</sub> , End

- Control unit job is to generate the sequence of control signals
- How about building a computer to do this?

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C**  
**S**  
**D**  
**A**  
2/e

## Microprogramming Process

1. Develop microinstruction set
2. Write microprogram
3. Microassemble microprogram
4. Place the microassembled program (microcode) onto PLA or ROM

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C**  
**S**  
**D**  
**A**  
2/e

## The Microcode Engine

- A computer to generate control signals is much simpler than an ordinary computer
  - At the simplest, it just reads the control signals in order from a read only memory
- The memory is called the **control store**
  - **Separate from program memory**
- A control store word, or **microinstruction**, contains a bit pattern telling which control signals are true in a specific step
- The major issue is **sequencing**
  - **What order to read instructions?**

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C S D A 2/e**

### What Goes in a Microinstruction? Designing the Microinstruction set

- How many fields?
  - What does each field represent?
- What control signals are controlled by each field?
- How will sequencing (next microinstruction to execute) be determined?

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C S D A 2/e**

### Fig 5.22 Block Diagram of a Microcoded Control Unit

- Microinstruction** has branch control, branch address, and control signal fields
- Micro-program counter** can be set from several sources to do the required sequencing
  - Next sequential
  - Start address of next macro inst
  - Microinst specified address

Copyright © 2004 Pearson Prentice Hall, Inc. © 2004 Prentice Hall

**C S D A 2/e**

### Parts of the Microprogrammed Control Unit

- Control signals are just read from memory, the main function is **sequencing**
- This is reflected in the several ways the  $\mu$ PC can be loaded
  - Output of incrementer— $\mu$ PC+1
  - PLA output—start address for a macroinstruction
  - Branch address from  $\mu$ instruction
  - External source—say for exception or reset
- Micro conditional branches can depend on condition codes, data path state, external signals, etc.

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C S D A 2/e**

### Contents of a Microinstruction

Microinstruction format

Branch control	Control signals	Branch address
----------------	-----------------	----------------

- Main component is list of 1/0 control signal values
- There is a branch address in the control store
- There are branch control bits to determine when to use the branch address and when to use  $\mu$ PC+1

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C S D A 2/e**

### Figure 5.23: Layout of the Control Store

- Common inst. fetch sequence
- Separate sequences for each (macro) instruction
- Wide words

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C S D A 2/e**

### Size and Shape of System RAM vs Control Store

- System RAM is one byte wide x  $2^{32}$  bytes deep.
- Assume control store has 128 instructions, 128 bits wide, with 8 steps each.
  - Control store would be 16 bytes wide, but only 128x8 or 1024 words deep.

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C S D A 2/e** Table 5.2: Microinstruction Control Signals for the add Instruction

Address	Branch	PCout	Cont	MDout	Rout	MAin	Cin	PCin	IRin	Ain	Rin	Inc4	Read	Wait	ADD	Gra	Grb	Grc	End
101	...	1	0	0	0	1	0	0	0	0	0	1	1	0	0	0	0	0	0
102	...	0	1	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0
103	...	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
200	...	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0
201	...	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	1	0
202	...	0	1	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	1

- Addresses 101–103 are the instruction fetch
- Addresses 200–202 do the add
- Change of  $\mu$ control from 103 to 200 uses a kind of  $\mu$ branch

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C S D A 2/e** Uses for  $\mu$ branching in the Microprogrammed Control Unit

- 1) Branch to start of  $\mu$ code for a specific inst.
- 2) Conditional control signals, e.g.  $CON \rightarrow PC_{in}$
- 3) Looping on conditions, e.g.  $n \neq 0 \rightarrow \dots Goto6$
- Conditions will control  $\mu$ branches instead of being ANDed with control signals
- Microbranches are frequent and control store addresses are short, so it is reasonable to have a  $\mu$ branch address field in every  $\mu$  instruction

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C S D A 2/e** Fig 5.24 Branching Controls in the Microcoded Control Unit

- 5 branch conditions
  - NotN
  - N
  - NotZ
  - Z
  - Uncondit.
- To 1 of 4 places
  - Next  $\mu$ inst.
  - PLA
  - Extern. addr.
  - Branch addr.

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C S D A 2/e** Some Possible  $\mu$ branches Using the Illustrated Logic

Mux Ctl	BrUn	BrNotZ	BrZ	BrNotN	BrN	Control Signals	Branch Address	Branching action
00	0	0	0	0	0	...	XXX	None—next instruction
01	1	0	0	0	0	...	XXX	Branch to output of PLA
10	0	0	1	0	0	...	XXX	Br if Z to Extern. Addr.
11	0	0	0	0	1	...	300	Br if N to 300 (else next)
11	0	0	0	1	0	0...0	206	Br if N to 206 (else next)
11	1	0	0	0	0	...	204	Br to 204

- If the control signals are all zero, the  $\mu$ inst. only does a test
- Otherwise test is combined with data path activity

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C S D A 2/e** Horizontal Versus Vertical Microcode Schemes

- In **horizontal** microcode, each control signal is represented by a bit in the  $\mu$ instruction
  - Fewer control store words of more bits per word
- In **vertical** microcode, a set of true control signals is represented by a shorter code
  - Vertical  $\mu$ code only allows RTs in a step for which there is a vertical  $\mu$ instruction code
  - Thus vertical  $\mu$ code may take more control store words of fewer bits


Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C S D A 2/e** Fig 5.25 A Somewhat Vertical Encoding

- Scheme would save  $(16+7) - (4+3) = 16$  bits/word in the case illustrated

Computer Systems Design and Architecture Second Edition © 2004 Prentice Hall

**C**  
**S**  
**D**  
**A**  
**2/e**  
Fig 5.26 Completely Horizontal and Vertical Microcoding



Computer Systems Design and Architecture Second Edition

© 2004 Prentice Hall

**C**  
**S**  
**D**  
**A**  
**2/e**  
Saving Control Store Bits With Horizontal Microcode

- Some control signals cannot possibly be true at the same time
  - One and only one ALU function can be selected
  - Only one register out gate can be true with a single bus
  - Memory read and write cannot be true at the same step
- A set of  $m$  such signals can be encoded using  $\log_2 m$  bits ( $\log_2(m+1)$  to allow for no signal true)
- The raw control signals can then be generated by a  $k$  to  $2^k$  decoder, where  $2^k \geq m$  (or  $2^k \geq m+1$ )
- This is a compromise between horizontal and vertical encoding

Computer Systems Design and Architecture Second Edition

© 2004 Prentice Hall

**C**  
**S**  
**D**  
**A**  
**2/e**  
A Microprogrammed Control Unit for the 1-bus SRC

- Using the 1-bus SRC data path design gives a specific set of control signals
- There are no condition codes, but data path signals CON and  $n=0$  will need to be tested
- We will use  $\mu$ branches BrCON, Br $n=0$ , & Br $n \neq 0$
- We adopt the clocking logic of Fig. 4.9 on p. 4-20
- Logic for exception and reset signals is added to the microcode sequencer logic
- Exception and reset are assumed to have been synchronized to the clock

Computer Systems Design and Architecture Second Edition

© 2004 Prentice Hall

**C**  
**S**  
**D**  
**A**  
**2/e**  
Table 5.4 Microinstructions for SRC add

Addr.	Mux Ctl	BrUn	BrCON	Br $n=0$	Br $n \neq 0$	End	PCout	MA $n$	Other Control Signals	Br Addr.	Actions
100	00	0	0	0	0	0	1	1	...	XXX	MA $\leftarrow$ PC; C $\leftarrow$ PC+4;
101	00	0	0	0	0	0	0	0	...	XXX	MD $\leftarrow$ M[MA]; PC $\leftarrow$ C;
102	01	1	0	0	0	0	0	0	...	XXX	IR $\leftarrow$ MD; $\mu$ PC $\leftarrow$ PLA;
200	00	0	0	0	0	0	0	0	...	XXX	A $\leftarrow$ R[rb];
201	00	0	0	0	0	0	0	0	...	XXX	C $\leftarrow$ A + R[rc];
202	11	1	0	0	0	1	0	0	...	100	R[ra] $\leftarrow$ C; $\mu$ PC $\leftarrow$ 100;

- Microbranching to the output of the PLA is shown at 102
- Microbranch to 100 at 202 starts next fetch

Computer Systems Design and Architecture Second Edition

© 2004 Prentice Hall



**C**  
**S**  
**D**  
**A**  
**2/e**  
Getting the PLA Output in Time for the Microbranch

- So that the input to the PLA is correct for the  $\mu$ branch in 102, it has to come from MD, not IR
- An alternative is to use see-thru latches for IR so the op code can pass through IR to PLA before the end of the clock cycle

Computer Systems Design and Architecture Second Edition

© 2004 Prentice Hall

**C**  
**S**  
**D**  
**A**  
**2/e**  
See-thru Latch Hardware for IR So  $\mu$ PC Can Load Immediately




- Data must have time to get from MD across Bus, through IR, through the PLA, and satisfy  $\mu$ PC set up time before trailing edge of S

Computer Systems Design and Architecture Second Edition

© 2004 Prentice Hall

C  
S  
D  
A  
2/e

Fig 5.27 Microcode Sequencer Logic for SRC



C  
S  
D  
A  
2/e

Table 5.6 A Somewhat Vertical Encoding of the SRC Microinstruction

F1	F2	F3	F4	F5	F6	F7	F8	F9
Mux Ctl	Branch control	End	Out signals	In signals	Misc.	Gate regs.	ALU	Branch address
00	000 BrUn	0 Cont.	000 PCout	000 MAin	000 Read	00 Gra	0000 ADD	10 bits
01	001 Br-CON	1 End	001 C <sub>out</sub>	001 PC <sub>in</sub>	001 Wait	01 Grb	0001 C=B	
10	010 BrCON		010 MD <sub>out</sub>	010 IR <sub>in</sub>	010 Ld	10 Grc	0010 SHR	
11	011 Br n=0		011 R <sub>out</sub>	011 A <sub>in</sub>	011 Decr	11 None	0011 Inc4	
	100 Br n=1		100 BA <sub>out</sub>	100 R <sub>in</sub>	100 CON <sub>in</sub>		.	
	101 None		101 c1 <sub>out</sub>	101 MD <sub>in</sub>	101 C <sub>in</sub>		.	
			110 c2 <sub>out</sub>	110 None	110 Stop		.	
			111 None		111 None		1111 NOT	
2 bits	3 bits	1 bit	3 bits	3 bits	3 bits	2 bits	4 bits	10 bits

C  
S  
D  
A  
2/e

### Other Microprogramming Issues

- Multi-way branches: often an instruction can have 4-8 cases, say address modes
  - Could take 2-3 successive  $\mu$ branches, i.e. clock pulses
  - The bits selecting the case can be ORed into the branch address of the  $\mu$ instruction to get a several way branch
  - Say if 2 bits were ORed into the 3rd & 4th bits from the low end, 4 possible addresses ending in 0000, 0100, 1000, and 1100 would be generated as branch targets
  - Advantage is a multi-way branch in one clock
- A hardware push-down stack for the  $\mu$ PC can turn repeated  $\mu$ sequences into  $\mu$ subroutines
- Vertical  $\mu$ code can be implemented using a horizontal  $\mu$ engine, sometimes called nanocode