## **CS3330 Exam 2 – Spring 2015**

N	ame:	
or bo	rections: Put the letter of your selection or the short answer requested in the we are unsure what you wrote you will get a zero on that problem. Test proctors will <i>not</i> provide clarification during the exam. If you find some unclear, explain that clearly on your exam and add a * to the top right contains as we know to look for your note when grading. If you do not sign the pledge on the last page you will get a zero on the entities that the following provides the property of the provides as a sign of the pledge of the circumstance of the provides are provided to the provides and the provides are provided to the provided to the provides are provided to the	nething <b>ambiguous</b> mer of your answerer exam.  nt to stall writeback
A B C D	the register before fetch the register before decode the register before memory the register before writeback the register before execute none of the above	Answer:
A B	1 ,	ue? Answer:
Ο-	restion 2. To insulancent data formularly as to be data should be should be	

**Question 3:** To implement data forwarding, we had to check if each source of one instruction was either destination of any earlier instruction still in the pipeline somewhere. Without data forwarding, which of the following is true?

A the check for stalling decode doesn't involve sources and destinations

**B** we need to compare sources and destinations to decide if we stall decode, but it is a much simpler check

**C** we need the same check to decide if we stall decode

**D** the above answers are misleading: removing data forwarding doesn't result in stalling decode

	<b>n 4:</b> If you organize current storage technologies from fastest to slowe ed them from most expensive to least expensive. This is because	st, you have also
make the B it's C it's	r-and-expensive technologies don't survive in the market so they don't e list cause-and-effect: running quickly consumes money cause-and-effect: spending money makes things faster ust a coincidence; new technologies could change that	Answer:
	<b>n 5:</b> In the FDEMW five-stage pipeline we analyzed in class, if we wan ny pipeline registers should be given the "stall" signal?	t to stall memory
A 4 B 5 C 0 D 2 E 3 F 1		Answer:
	<b>n 6:</b> In the FDEMW five-stage pipeline we analyzed in class, if we wan ny pipeline registers should be given the "normal operation" signal?	nt to stall decode
<ul><li>A 3</li><li>B 0</li><li>C 4</li><li>D 5</li><li>E 2</li><li>F 1</li></ul>		Answer:
Questic	n 7: Capacity misses are typically discussed in connection with	
B fully C set-	ct-mapped caches v-associative caches associative caches f the above e of the above	Answer:
and dst	<b>n 8:</b> In the simulators we worked with the register file had two write polyworld. However, only the popl operations used them both. Which by popl %eax? Write two letters in the box (e.g., if you think it is the file).	two registers are
<ul><li>A ebp</li><li>B esp</li><li>C edx</li><li>D ebx</li><li>E eax</li><li>F ecx</li><li>G esi</li><li>H edi</li></ul>		Answer:

Question 9: In the FDEMW five-stage pipeline we analyzed in class, if we wan	nt to bubble decode
how many pipeline registers should be given the "normal operation" signal?	

**A** 2

**B** 1 **C** 0

**D** 3

**E** 4

**F** 5

## Question 10:

Consider the 10-bit address *ABCDEFGHIJ*, where each letter represents one bit. With 8-byte blocks, 4 lines per set, and 16 sets, what is the tag? Write your answer in the box; e.g., if you think the answer is the first two bits write *AB*.

Answer:

Answer:

**Question 11:** Suppose one stage of a pipeline depends on data forwarded from another, later stage. This describes a

A dependency

**B** hazard

**C** a hazard for some pipelines (depending on how many stages there are and/or how many stages are in between the two)

**D** a dependency for some pipelines (depending on how many stages there are and/or how many stages are in between the two)

Answer:

Question 12: Conflict misses are typically discussed in connection with

**A** set-associative caches

**B** fully-associative caches

**C** direct-mapped caches

**D** all of the above

**E** none of the above

Answer:

**Question 13:** Set-associative cache *X* breaks a 32-bit address into a 20-bit tag and a 4-bit block offset. How many sets are there in *X*?

A it depends on how many lines there are per set

**B** 8

 $C 2^8 = 256$ 

**D**  $log_2(8) = 3$ 

**E** none of the above

Question 14:	If we cut r	ower for	one minute.	which o	f the fo	ollowing	is true?
Question 14:	if we cut p	ower for	one minute,	wnich o	i the ic	mowing	ıs tr

A SRAM would lose its data, DRAM would lose its data

**B** SRAM would lose its data, DRAM would keep its data

**C** SRAM would keep its data, DRAM would keep its data

D SRAM would keep its data, DRAM would lose its data

Answer:

**Question 15:** Dirty bits are associated with (pick the best answer):

**A** write-through caches

**B** set-associative caches

**C** write-back caches

**D** direct-mapped caches

**E** fully-associative caches

**F** all of the above have dirty bits

**G** none of the above have dirty bits

Answer:

**Question 16:** In the simulators we worked with the register file had two write ports, dstE/wvalE and dstM/wvalM. However, only the popl operations used them both. Consider a design where we have only one write port (i.e., the register file can only write one value per cycle) and we implement popl to write one value in writeback one cycle, then to stay in writeback and write the other value the next cycle. This design

A Can't work

**B** Can work, but will stall sometimes, depending on what instruction precedes popl

**C** Can work, but will stall sometimes, depending on what instruction follows pop1

**D** Can work, but will always stall for every popl instruction

Answer:

**Question 17:** When reading from a direct-mapped cache, which of the following will result in a cache miss? Select all that apply by writing one or more letters in the box. Note: some answers are nonsensical, misusing terminology; do not select those answers.

A address's tag does not match cache line's tag

B address's valid bit does not match cache line's valid bit

C address's dirty bit does not match cache line's dirty bit

**D** the cache line's tag is set

**E** the cache line's dirty bit is set

**F** the cache line's valid bit is set

**G** none of the above apply

**Question 18:** Fully-associative cache *X* has 8-byte lines with 32 lines in the cache. If addresses are 12 bits long, how long is the tag?

**A** 4

**B** it depends on how many lines there are per set

**C**  $2^4 = 16$ 

**D**  $log_2(4) = 2$ 

**E** none of the above

Answer:

**Question 19:** Magnetic disk seek time is made up of time needed to get to the right track and time needed to get to the right sector. Which of these involves physical motion?

**A** both

**B** finding the sector

**C** neither

**D** finding the track

Answer:

**Question 20:** In a set-associative cache, which of the following does *not* need to be a power of two?

**A** lines per set

**B** bytes per block

**C** number of sets

**D** all of the above must be powers of two

Answer:

**Question 21:** Supposed a set-associative cache has a fixed total capacity of 128KB. To prioritize the performance of code that exhibits high temporal locality but low spatial locality, the cache should (pick the most correct answer):

**A** have small sets

**B** have large sets

C have small blocks

**D** have large blocks

**E** none of the above prioritizes temporal over spatial locality

Answer:

**Question 22:** Addresses *A*, *B*, and *C* all have the same set index; *A* and *B* have the same tag but *C*'s tag is different; *B* and *C* have the same block offset but *A*'s block offset is different.

Starting from a cold direct-mapped cache, how many hits are there when executing the following five reads in order: *A*, *B*, *C*, *A*, *B*?

**A** 0

**B** 5

**C** 1

**D** 3

**E** 2

F 4


**Question 23:** In the simulators we worked with the register file had two write ports, dstE/wvalE and dstM/wvalM. However, only the popl operations used them both. Consider a design where we have only one write port (i.e., the register file can only write one value per cycle) and we implement popl to write use that write port twice, once during its memory phase and once during its writeback phase. This design

- A Can't work
- **B** Can work, but will stall sometimes, depending on what instruction follows pop1
- **C** Can work, but will always stall for every popl instruction
- **D** Can work, but will stall sometimes, depending on what instruction precedes pop1

Answer:

Question 24: Cold misses are typically discussed in connection with

- **A** fully-associative caches
- **B** set-associative caches
- **C** direct-mapped caches
- **D** all of the above
- **E** none of the above



**Question 25:** Given two caches *A* and *B* in a cache hierarchy, where *A* is closer to the CPU and *B* is closer to main memory. For *every* cache hierarchy

- **A** size(A) > size(B) and speed(A) > speed(B)
- **B**  $\operatorname{size}(A) < \operatorname{size}(B)$  and  $\operatorname{speed}(A) < \operatorname{speed}(B)$
- **C**  $\operatorname{size}(A) > \operatorname{size}(B)$  and  $\operatorname{speed}(A) < \operatorname{speed}(B)$
- **D**  $\operatorname{size}(A) < \operatorname{size}(B)$  and  $\operatorname{speed}(A) > \operatorname{speed}(B)$
- **E** None of the above are true of every cache hierarchy

Answer:

## Pledge:

On my honor as a student, I have neither given nor received aid on this exam.

Your signature here