CS	3330	St	oring	2016	Exam	1

Variant	W	page	1	of	6
, arrante		Pusc	_	$\mathbf{v}_{\mathbf{I}}$	$\sim$

Answer:

CS 3330 Exam 1 -	<ul><li>Spring</li></ul>	2016
------------------	--------------------------	------

Name:	Computing ID:

**Letters** go in the boxes unless otherwise specified (e.g., for **C** 8 write "C" not "8").

Write Letters clearly: if we are unsure of what you wrote you will get a zero on that problem. Bubble and Pledge the exam or you will lose points.

Assume unless otherwise specified:

- little-endian 64-bit architecture
- %rsp points to the most recently pushed value, not to the next unused stack address.
- ullet ~ means bitwise-negation,  $\wedge$  means exclusive-or
- questions are single-selection

**Multiple-select**: are all clearly marked; put 1 or more letters in the box, or write "None" if no options are correct.

**Mark clarifications**: If you need to clarify an answer, do so, and also add a \* to the top right corner of your answer box.

.....

**Question 1:** Given a 6-bit IEEE-style floating-point number with two fraction bits, which of the following is the largest denormalized value we can represent? Answers are shown in base 2

**A** 1.1

**B** 0.000011

**C** 0.00011

**D** 11

**E** 0.011

 $\mathsf{F} + \infty$ 

**G** 0.11

**H** 0.0011

## Information for questions 2–3

Given the following definitions from lab 2

typedef struct range\_t { size\_t length; double \*ptr; } range;
typedef struct node\_t { double value; node \*next; } node;
and the terminology:

- a linked list is stored as a node \*
- a sentinel array is stored as a double \* and uses NaN as the sentinel
- a length array is stored as a range

Question	2:	(see above)	Which list	type	conversions	listed	below	can be	performed	without
modifying	g hea	p memory o	r allocatinន្	g new	heap memor	y?				
Select all	that	apply								

**A** linked list  $\rightarrow$  length array

**B** linked list  $\rightarrow$  sentinel array

**C** sentinel array  $\rightarrow$  length array

**D** sentinel array  $\rightarrow$  linked list

**E** length array  $\rightarrow$  sentinel array

**F** length array  $\rightarrow$  linked list

Answer:

**Question 3:** (see above) In a list containing four values, which of the following uses the least *heap*-allocated space?

A the length-carrying array range

**B** the sentinel-terminated array double \*

C the linked-list node \*

Answer:

**Question 4:** Given an 8-bit IEEE-style floating-point number with at least one fraction bit, what is the minimum number exponent bits needed in order to have the largest finite float be larger than the largest signed char?

**A** 4

**B** 1

**C** 2

**D** 3

**E** 5

**F** 6

**G** None of the above are sufficient

Answer:

**Question 5:** Suppose that instead of condition codes we added a register operand to conditional operations (jXX and cmovXX), where the new operand is compared to 0 to see if the conditional operation should proceed. Thus we'd write asm like "jg %rax, L2" with semantics like the C code "if (rax > 0) goto L2;".

The current Y86-64 has four kinds of information layouts in their encodings: 1-, 2-, 9-, and 10-byte versions. This change in the assembly would

A add a fifth layout

**B** add a new layout but also remove one, leaving us at 4

C not change the number of layouts, leaving us at 4

**D** add more than one new layout

**E** remove the need for one of the layouts, reducing us to 3

Answer:

**F** 0x00 **G** 0x12

**Question 6:** Task *X* takes 2 microseconds; task *Y* takes 3 microseconds; and task *Z* takes 5 mi-

fol	seconds. Running them as-is sequentially takes $X + Y + Z = 10$ microsecollowing would result in a speed-up of at least $\frac{5}{3} \times$ compared to that baseline? <b>lect all that apply</b>	nds. Which of the
A B C D	Do the three sequentially but speed up $Z$ by $4\times$ do $X$ and $Y$ in parallel; then do $Z$ , speeding up $Z$ by $2\times$ Do an extra 1.5 microsecond task; then do $X$ , $Y$ , and $Z$ all in parallel $X$ and $Y$ sequentially, with $Z$ in parallel with them	Answer:
Qı	uestion 7: In x86-64 and Y86-64, when you execute a push the value in the st	ack pointer
В	becomes larger stays the same becomes smaller it depends on the value being pushed	Answer:
Su	formation for questions 8–10  ppose an array of two shorts is written to address 0x204. Assume array [1] = 0x5678. Assume the rest of memory contains 0 bytes.	[0] = 0x1234 and
Qι	estion 8: (see above) What is the value of the byte stored in address 0x204?	
A B C D E F	0x87 0x56 0x43 0x34 0x78 0x12	Answer:
	<b>restion 9:</b> (see above) What is the value of the byte stored in address $0x201$ ? $0x00$	
B C D E F G	0x34 0x56 0x12 0x65 0x78	Answer:
Q۱	<b>testion 10:</b> (see above) What is the value of the byte stored in address 0x207	?
A B C D E	0x78 0x65 0x34 0x56 0x21	Answer:

Question 11: call is sometimes described as a pushq that pushes the PC instead of an

_	erand register followed by a jmp. Why have a special opcode for that; why shq %pc; jmp address?	not simply write
A B C D	call and pushq modify the stack pointer by different amounts call has effects not present in pushq+jmp that are not listed above call pushes a offset of the PC, not the PC directly pushq+jmp has effects not present in call that are not listed above none of the above	Answer:
	<b>destion 12:</b> An unconditional C goto address statement is compiled address and in Y-86 binary as a nine-byte sequence 70 <i>addressIn8Bytes</i> .	-
	is a label in assembly and is a label in binary	
C D	is a label in assembly and is in binary but not as a label is in assembly but not as a label and is in binary but not as a label is a label in assembly and is not in binary is not in assembly and is in binary	Answer:
F	is in assembly but not as a label and is not in binary	
	<b>restion 13:</b> Write $log_2(128M)$ as base-ten number	Answer:
	<b>testion 14:</b> A 32-bit signed integer can store numeric values compared to eger	a 32-bit unsigned
В	fewer more the same number of	Answer:
fol	<b>testion 15:</b> Given a 6-bit IEEE-style floating-point number with two fraction lowing is the smallest non-negative normalized value we can represent? Ans se 2	
A B C D	0.0001 0.1 0.00001 0.001 0.01	Answer:

Question 16:	ret is sometimes described as a popq that writes the popped value into the PC
instead of into	the operand register. Why have a special opcode for that; why not simply write
popq %pc?	

A ret offsets the PC in addition to popping it

B ret and popq modify the stack pointer by different amounts

**C** ret has additional effects not present in popq that are not listed above

**D** popq has additional effects not present in ret that are not listed above

**E** none of the above

Question 17: A 32-bit float can store \_\_\_\_ numeric values compared to a 32-bit signed integer

**A** more

**B** the same number of

**C** fewer

## Answer:

Answer:

## Information for questions 18–22

For each of the following, assume that x and y are declared in C as ints; that f and g are declared as floats; and that u and v are declared as unsigned ints. Assume that all size values are initialized to positive (non-zero, non-negative, finite) values.


Each of the following present two expressions with a blank between them and gives a list of comparators. **Select all** options for which the resulting expression could be true for some value of the variables. For example,  $x _ 1$ 's correct answer is > and == but not <.

**Question 18:** (see above)  $\sim ! \sim x$  \_\_ -1 (those  $\sim$  are large tildes, meaning bitwise-not in C; **Select all that apply**)

**A** <

B ==

**C** >



**Question 19:** (see above) f + g \_\_ f; assume no overflow occurs (**Select all that apply**)

A >

B ==

**C** <

Answer:

**Question 20:** (see above) x + y \_\_ 0 (Select all that apply)

A ==

B <

**C** >

Answer:

	<b>lestion 21:</b> (see above) $u \wedge v \_ u + v$ ; assume no overflow occurs at $\wedge$ is a large carat, meaning xor in C; <b>Select all that apply</b> )	
A B C	==	Answer:
	<b>lestion 22:</b> (see above) u + v 0 <b>lect all that apply</b> )	
A B C	> == <	Answer:
X8 on ] wc	<b>destion 23:</b> Y86-64's memory operands' most complicated form is immediate 6-64 also has immediate (%register1, %register2,8). The last number (8 in last by be 1, 2, 4, or 8 which means it can fit in 2 bits (4 options fits in 2 bits). If we added the more complicated memory operand syntax to mrmovq, how build the new instruction need to be? (Do not modify mrmovq's icode or ifun)	the example) can many bytes long
B C D	10 11 1 12 9 2 13	Answer:
op	<b>testion 24:</b> Y86-64 assembly has two-operand OPqs (subq rA, rB), but erand versions (c = b - a). To get the three-operand semantics (having the threat available after the operation) in Y86-64 assembly requires	
A B C D E F	three assembly instructions and an extra register for a temporary value one assembly instruction two assembly instructions one assembly instructions one assembly instruction and an extra register for a temporary value two assembly instructions and an extra register for a temporary value	Answer:
	edge: my honor as a student, I have neither given nor received aid on this exam.	
Yo	ur signature here	