

CS 3330: SEQ part 1

13 September 2016

1

Changelog

Corrections made in this version not in first posting:
16 Sep 2016: Slide 26: Added missing execute stage.


1

State in Y86-64


- program counter (register)
- register file (15 registers: %rax, %rdx, ...)
- condition codes (ZF, SF)
- status register (is the processor still running?)

2

Registers




updates every **clock cycle**




3

State in Y86-64




4

Memories




5

Register file



6

ALUs



Operations needed:
 add — **addq**, addresses
 sub — **subq**
 xor — **xorq**
 and — **andq**
 more?

7

Simple ISA 1: addq


`addq %rXX, %rYY`

encoding: *4-bit register #, 4-bit register #*
1 byte instructions, no opcode

no other instructions

8

addq CPU



```
/* 0x00: */ addq %rax, %rdx
```

```
/* 0x01: */ addq %rbx, %rdx
```

initially: PC = 0x00, rax = 1, ~~rbx=22~~, ~~rdx=3~~ 3

after cycle 1: PC = ~~0x01~~, rax = 1, ~~rbx=22~~, ~~rdx=4~~ 4

after cycle 2: PC = ~~0x02~~, rax = ~~??~~, ~~rbx=??~~, ~~rdx=6~~ ??

9

Simple ISA 2: jmp

`jmp label`

encoding: *8-byte little-endian address*
8 byte instructions, no opcode

10

jmp CPU

```
/* 0x00: */ jmp 0x10
```

```
/* 0x08: */ jmp 0x00
```


```
/* 0x10: */ jmp 0x08
```

initially: PC = 0x00

after cycle 1: PC = 0x10


after cycle 2: PC = 0x08

after cycle 3: PC = 0x00



11

Multiplexers



truth table:

select bit 1	select bit 0	output (many bits)
0	0	a
0	1	b
1	0	c
1	1	d

12

Simple ISA 3: Jmp or No-Op


actual subset of Y86-64

jmp LABEL — encoded as 0x70 + address

nop — encoded as 0x10


13

jmp+nop CPU




14

jmp+nop CPU



14

jmp+nop CPU



14

Simple ISA 4: Mov-to-register


`irmovq $constant, %rYY`

`rrmovq %rXX, %rYY`

`mrmovq 10(%rXX), %rYY`

15


mov-to-register CPU



`rrmovq rA, rB`

`irmovq V, rB`

`mrmovq D(rB), rA`



16

Simple ISA 4B: Mov

`irmovq $constant, %rYY`


`rrmovq %rXX, %rYY`

`mrmovq 10(%rXX), %rYY`

`rmmovq %rXX, 10(%rYY)`

17

mov CPU




`rrmovq rA, rB`
`irmovq V, rB`
`mrmovq D(rB), rA`
`rmmovq rA, D(rB)`

2	0	rA	rB	
3	0	F	rB	V
5	0	rA	rB	D
4	0	rA	rB	D

18


Connections in Y86-64



19

Stages in Y86-64

PC update



20

Stages

- fetch** — read instruction memory, split instruction
- decode** — read register file
- execute** — arithmetic (including of addresses)
- memory** — read or write data memory
- write back** — write to register file
- PC update** — compute next value of PC

21

Stages and Time

fetch / decode / execute / memory / write back / PC update

For the design shown, **order** when these events happen pushq %rax instruction:

1. instruction read
2. memory changes
3. %rsp changes
4. PC changes

- a.** 1; then 2, 3, and 4 in any order
- b.** 1; then 2, 3, and 4 at almost the same time
- c.** 1; then 2; then 3; then 4
- d.** 1; then 3; then 2; then 4
- e.** 1; then 2; then 3 and 4 at almost the same time
- f.** something else

22


Stages Example: nop

stage	nop
fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$
decode	
memory	
write back	
PC update	$\text{PC} \leftarrow \text{valP}$

23


Stages Example: nop/jmp

stage	nop	jmp dest
fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC} + 1]$
decode		
memory		
write back		
PC update	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valC}$



24

jmp+nop CPU



25

Stages Example: rmmovq/mrmovq


stage	rmmovq rA, D(rB)	mrmovq D(rB), rA
fetch	icode : ifun $\leftarrow M_1[PC]$ valP $\leftarrow PC + 10$ valC $\leftarrow M_8[PC + 2]$	icode : ifun $\leftarrow M_1[PC]$ valP $\leftarrow PC + 10$ valC $\leftarrow M_8[PC + 2]$

decode	assignment means: setting address wires to valE and assignment means: setting register file input wires to valM setting register file write enable to true
--------	--

assignment means:
setting address wires to valE and
setting memory input wires to valA and
setting memory write enable to 1

rA] \leftarrow valM
 \leftarrow valP

mov CPU



rmmovq rA, rB
irmovq V, rB
mrmovq D(rB), rA
rmmovq rA, D(rB)

2	0	rA	rB	
3	0	F	rB	V
5	0	rA	rB	D
4	0	rA	rB	D