



Wires



Connects electrically



multi-bit



3-bit wire
wire with width 3



1 signal source
not 0: capacitance
not 2: short circuit

any # of sinks


Gates and "Logic"

transistor

- voltage-triggered switch

- build gates (4-6 trans)

and
or
not




acyclic network of gates "logic"

- can compute any finite function

efficient: operators in code

&
|
+
*

Multiplexer Mux



$$O = b ? i_1 : i_0$$



$$O = \text{inputs}[\text{selector}]$$

Registers


Cyclic gates

↳ store things

State




Registers change stored value to match input



State at time = 0




State at time 1



State at time 2


Memory


Simple



each cycle : 1 thing

Complex





Keep going → Status
stop

Register file

