



time

Gate delay ~ 10 ps



1

2

2

2

70ps

2 (bits) - 1

F - mem - 1 ns

D ~ 40 ps
80 ps

F 1270 ps
40 ps
40 ps

M 40 ps
mem - 1 ns

W 40 ps





3.67 ns

read 4 ns ~ 250 MHz


Pipelining


$$\text{Latency} = \frac{\text{Time}}{\text{Task}} \quad 1 \text{ task}$$

$$\text{Throughput} = \frac{\text{tasks}}{\text{Time}} \quad \frac{\text{many tasks}}{\text{tasks}}$$




Pipeline





POPq %rax
 addq %rax, %rsp
 irmovq \$3330, %rdi
 movmovq 100, %rax
 addq %rax, %rbx



Pipeline diagram

→ cycles

addr




prog



retq



← wrong



Stall

Forwarding

