


Beware  
the  
COA  
Constrictor


$$R[i] \underset{\uparrow}{+} = R[j]$$



# RTL

wire  
|  
var once per cycle

expressions, no loops or ...



if (op == 3) {


~~x~~ = 7

} else {

op, a, b → ALU

~~y~~ = ALUresult

}




R

loop-free

single-assign

logic

Program Counter



# Programmable Computer

- have code in memory
  - ↳ instructions, actions Encoded as bits
- Registers + logic do work
- Spnding btwn Reg + Mem

# Von Neumann Model

PC  
IR

Reg  
Bank

Memory

Peripherals  
I/O

Mem [PC] → IR  
what to do  
IR  $\left\{ \begin{array}{l} \text{what to do} \\ \text{what to do it to} \end{array} \right.$

logic + muxes to do it

~~PC + = size of IR~~

PC = new based on  
PC + Instruction

address

0 x = 1


↓ next

2 y += x

↓ next

3 y += x

↓ next



address ≡ index into memory

OP

= lit

PC

+= 2

+= reg

+= 1

+= rcr

+= 1

Memory

0

x, (= 1

000 00 11 00001

immediate

1

CONT

001 01 00

x 0

y 1

2

y += x

z 2

lit 3

3

y += x

(= 0  
t= 1



while (true) {

x += x - 1

tmp = x - 1

x += tmp

}

tmp = x

tmp -= 1

next

1

next

goto

addr

0

next

2

= src, dest

+= src, dest

-= src, dest

goto address

next

PC

0

1

2

0

0	y = x
1	y -= 1
2	x += y
3	goto 0

JUMP

# Conditional Jump

Jump to (addr) if (reg) is (op) 0

<  
<=  
>  
>=  
==