

Locality

Temp
spat

LRU

CPU

replace


Cache

RAM

block

Tag

line





Fully-associative

Direct-mapped

Set-associative

Set
index



Set 0

Set 1

Set 2
⋮

valid
bit

flush

Write






write-back

at eviction
if dirty

write-through


every
write



$0x44444444$ cold miss
 LRU
 01000100 136
 Set 0

$0x823400$ hit
 00000000

$0x123456$ miss
 Set 1




1. Cold Miss
 read $0x123456$

Set 1
 01010110 130

2. Hit
 $0x123472$

01110010

3. Cold Miss
 $0x128102$
 00000010



Cache hierarchy


Cache system


Translation \rightarrow Page table VA \rightarrow PA

Lookaside

Buffer \rightarrow cache



TLB






TLB Cache line \rightarrow PPW

index VPN



Memor
Mgmt
Unit

VA
→



1. sep. Tag, SI, PO
2. check TLB

↳ Hit? TLB PPN: PO → address

- Miss?
3. split VPN
 4. check PTBR
 5.
 - ...

n. PPN → TLB

n+1. PPN: PO → address