

Q

Caches — where TLB re L#

Why scan thru  
back — next cache  
↳ dirty


TLB outputs — PPN ~ PTE — Processor bit

how update multiple caches fast — research Q

LL v Arr re Temporal locality

2 TYPE locality

why fast?




ll[100]

Tag  
SI  
BO

# Spatial locality


change rarely

change a lot



36

→ hit spatial local




$$\text{Spatial } \text{abs}(\text{addr}_i - \text{addr}_{i+1}) \text{ small}$$

Temporal

$$\text{addr}_i = \text{addr}_{i+n}$$

for mem i, small n

# Concept



Process — each has own addr space

OS

interruptible

Thread — all share same addr space, file descr  
each has own <sup>Prog</sup> registers

OS / HW

interruptible

Fiber/greeter — all share everything

Co-routines

User-space

not interruptible