# Synchronization 2: Locks (part 2), Mutexes

### load/store reordering

recall: out-of-order processors

processors execute instructons in different order hide delays from slow caches, variable computation rates, etc.

convenient optimization: execute loads/stores in different order

### why load/store reordering?

prior example: load of x executing before store of y why do this? otherwise delay the load if x and y unrelated — no benefit to waiting

#### some x86 reordering restrictions

```
each core sees its own loads/stores in order (if a core store something, it can always load it back)
```

stores from other cores appear in a consistent order (but a core might observe its own stores "too early")

causality: if a core reads X, then writes Y, no core can observe the read of Y before the read X

#### how do you do anything with this?

special instructions with stronger ordering rules

special instructions that restirct ordering of instructions around them ("fences")

loads/stores can't cross the fence

## compilers changes loads/stores too (1)

```
void Alice() {
    note from alice = 1;
    do {} while (note from bob);
    if (no milk) {++milk;}
Alice:
  movl $1, note from alice // note from alice \leftarrow 1
  movl note_from_bob, %eax // eax ← note_from_bob
.L2:
  testl %eax, %eax
                            // while (eax == 0) repeat
  ine .L2
  cmpl $0, no milk
                            // if (no milk != 0) ...
```

# compilers changes loads/stores too (1)

```
void Alice() {
    note_from_alice = 1;
    do {} while (note_from_bob);
    if (no milk) {++milk;}
Alice:
  movl $1, note from alice // note from alice \leftarrow 1
  movl note_from_bob, %eax // eax ← note_from_bob
.L2:
  testl %eax, %eax
  jne .L2
                            // while (eax == 0) repeat
                           // if (no milk != 0) ...
  cmpl $0, no milk
```

# compilers changes loads/stores too (2)

```
void Alice() {
    note from alice = 1;
    do {} while (note from bob);
    if (no milk) {++milk;}
    note from alice = 2;
Alice: // don't set note from alice to 1, since set to 2 anyw
  movl note_from_bob, %eax // eax ← note_from_bob
.L2:
  testl %eax, %eax
                            // while (eax == 0) repeat
  jne .L2
  movl $2, note_from_alice // note_from_alice ← 2
```

# compilers changes loads/stores too (2)

```
void Alice() {
    note from alice = 1;
    do {} while (note from bob);
    if (no milk) {++milk;}
    note from alice = 2;
Alice: // don't set note from alice to 1, since set to 2 anyw
  movl note_from_bob, %eax // eax ← note_from_bob
.L2:
  testl %eax, %eax
                            // while (eax == 0) repeat
  ine .L2
 movl $2, note_from_alice // note_from_alice ← 2
```

# compilers changes loads/stores too (2)

```
void Alice() {
    note from_alice = 1;
    do {} while (note from bob);
    if (no milk) {++milk;}
    note from alice = 2;
Alice: // don't set note from alice to 1, since set to 2 anyw
 movl note_from_bob, %eax // eax ← note_from_bob
.L2:
  testl %eax, %eax
                            // while (eax == 0) repeat
  jne .L2
  movl $2, note_from_alice // note_from_alice ← 2
```

#### pthreads and reordering

synchronizing pthreads functions prevent reordering
everything before function call actually happens before everything after
includes preventing some optimizations
e.g. keeping global variable in register for too long

```
not just pthread_mutex_lock/unlock! includes pthread_create, pthread_join, ...
```

### **GCC**: preventing reordering

intended to help implementing things like pthread\_mutex\_lock

builtin functions starting with \_\_sync and \_\_atomic prevent CPU reordering and prevent compiler reordering also provide other tools for implementing locks (more later)

could also hand-write assembly code compiler can't know what assembly code is doing

# GCC: preventing reordering example (1)

```
void Alice() {
  note_from_alice = 1;
  do {
    __atomic_thread_fence(__ATOMIC_SEQ_CST);
  } while (note_from_bob);
  if (no_milk) {++milk;}
```

```
Alice:
   movl $1, note_from_alice // note_from_alice ← 1
.L3:
   mfence // make sure store is visible to other cores before
```

#### mfence

x86 instruction mfence

make sure all loads/stores in progress finish

...and make sure no loads/stores were started early

fairly expensive

Intel 'Skylake': order 33 cycles + time waiting for pending stores/loads

# GCC: preventing reordering example (2)


```
void Alice() {
    int one = 1;
    __atomic_store(&note_from_alice, &one, __ATOMIC_SEQ_CST);
    do {
    } while (__atomic_load_n(&note_from_bob, __ATOMIC_SEQ_CST));
    if (no milk) {++milk;}
Alice:
  movl $1, note from alice
  mfence
.L2:
  movl note_from_bob, %eax
  testl %eax, %eax
  ine .L2
```

#### connecting CPUs and memory

multiple processors, common memory

how do processors communicate with memory?

#### shared bus



tagged messages — everyone gets everything, filters

contention if multiple communicators some hardware enforces only one at a time

#### shared buses and scaling

shared buses perform poorly with "too many" CPUs so, there are other designs


we'll gloss over these for now

#### shared buses and caches


remember caches?
memory is pretty slow
each CPU wants to keep local copies of memory

what happens when multiple CPUs cache same memory?

#### the cache coherency problem



#### the cache coherency problem



CPU1 writes 101 to 0xA300?

# "snooping" the bus

every processor already receives every read/write to memory take advantage of this to update caches idea: use messages to clean up "bad" cache entries

#### cache coherency states

extra information for each cache block overlaps with/replaces valid, dirty bits

stored in each cache

update states based on reads, writes and heard messages on bus different caches may have different states for same block

#### cache coherency states

extra information for each cache block overlaps with/replaces valid, dirty bits

stored in each cache

update states based on reads, writes and heard messages on bus different caches may have different states for same block

#### sample states:

Modified: cache has updated value

Shared: cache is only reading, has same as memory/others

Invalid

#### scheme 1: MSI

from state	hear read	hear write	read	write		
Invalid			to Shared	to Modified		
Shared	_	to Invalid	_	to Modified		
Modified	to Shared	to Invalid	—			
blue: transition requires sending message on bus						

#### scheme 1: MSI

```
from state hear read hear write read write

Invalid — to Shared to Modified
Shared — to Invalid — to Modified
Modified to Shared to Invalid — —
blue: transition requires sending message on bus

example: write while Shared
must send write — inform others with Shared state
then change to Modified
```


#### scheme 1: MSI


from state	hear read	hear write	read	write		
Invalid			to Shared	to Modified		
Shared		to Invalid		to Modified		
Modified	to Shared	to Invalid				
blue: transition requires sending message on bus						


```
example: write while Shared must send write — inform others with Shared state then change to Modified
```


```
example: hear write while Shared change to Invalid can send read later to get value from writer
```

example: write while Modified nothing to do — no other CPU can have a copy











CPU2 reads 0xA300





#### **MSI**: update memory

to write value (enter modified state), need to invalidate others can avoid sending actual value (shorter message/faster)

"I am writing address X" versus "I am writing Y to address X"

#### MSI: on cache replacement/writeback

```
still happens — e.g. want to store something else changes state to invalid requires writeback if modified (= dirty bit)
```

#### **MSI** state summary

**Modified** value may be different than memory and I am the only one who has it

**Shared** value is the same as memory

**Invalid** I don't have the value; I will need to ask for it

#### **MSI** extensions

extra states for *unmodified* values where no other cache has a copy avoid sending "I am writing" message later

allow values to be sent directly between caches (MSI: value needs to go to memory first)

support not sending invalidate/etc. messages to *all* cores requires some tracking of what cores have each address only makes sense with non-shared-bus design

#### atomic read-modfiy-write

really hard to build locks for atomic load store and normal load/stores aren't even atomic...

...so processors provide read/modify/write operations

one instruction that atomically reads and modifies and writes back a value

#### x86 atomic exchange

```
lock xchg (%ecx), %eax
atomic exchange
temp ← M[ECX]
M[ECX] \leftarrow EAX
\mathsf{EAX} \leftarrow \mathsf{temp}
...without being interrupted by other processors, etc.
```

#### test-and-set: using atomic exchange

one instruction that...

writes a fixed new value

and reads the old value

#### test-and-set: using atomic exchange

one instruction that...

writes a fixed new value

and reads the old value

write: mark a locked as TAKEN (no matter what)

read: see if it was already TAKEN (if so, only us)

#### implementing atomic exchange

get cache block into *Modified* state do read+modify+write operation while state doesn't change

recall: Modified state = "I am the only one with a copy"

```
lock variable in shared memory: the lock
if 1: someone has the lock; if 0: lock is free to take
acquire:
    movl $1, %eax
                              // %eax \leftarrow 1
    lock xchg %eax, the_lock // swap %eax and the_lock
                                     // sets the lock to 1
                                     // sets %eax to prior value of a
                               // if the lock wasn't 0 before:
    test %eax, %eax
    ine acquire
                               // try again
    ret
release:
    mfence
                               // for memory order reasons
    movl $0, the lock
                               // then, set the lock to 0
    ret
```

```
lock variable in shared memory: the lock
if 1: someone has the lock; if 0: lock is free to take
acquire:
    movl $1, %eax
    lock xchg %eax, the_lock
                             // sw set lock variable to 1 (locked)
                                    read old value
                              // if the lock wasn't 0 before:
    test %eax, %eax
                              // try again
    ine acquire
    ret
release:
    mfence
                              // for memory order reasons
                              // then, set the lock to 0
    movl $0, the lock
    ret
```

```
lock variable in shared memory: the lock
if 1: someone has the lock; if 0: lock is free to take
acquire:
    movl $1, %eax
    lock xchg %eax, the_lock if lock was already locked retry
                               "spin" until lock is released elsewhere
                                // if the lock wasn't 0 before:
    test %eax, %eax
    ine acquire
                                     try again
    ret
release:
    mfence
                                // for memory order reasons
                                // then, set the lock to 0
    movl $0, the lock
    ret
```

```
lock variable in shared memory: the lock
if 1: someone has the lock; if 0: lock is free to take
acquire:
    movl $1, %eax
    lock xchg %eax, the_l release lock by setting it to 0 (unlocked)
                            allows looping acquire to finish
                                // if the lock wasn't 0 before:
    test %eax, %eax
    ine acquire
                                     try again
    ret
release:
    mfence
                                // for memory order reasons
                                // then, set the lock to 0
    movl $0, the lock
    ret
```

```
lock variable in shared memory: the lock
if 1: someone has the lock; if 0: lock is free to take
acquire:
    movl $1, %eax
                      th Intel's manual says:
    lock xchg %eax,
                         no reordering of loads/stores across a lock or mfence instruction
    test %eax, %eax
                                     try again
    ine acquire
    ret
release:
    mfence
                                  // for memory order reasons
                                  // then, set the lock to 0
    movl $0, the lock
    ret
```

## some common atomic operations (1)

```
// x86: emulate with exchange
test-and-set(address) {
    old_value = memory[address];
    memory[address] = 1;
    return old_value != 0; // e.g. set ZF flag
// x86: xchq REGISTER, (ADDRESS)
exchange(register, address) {
    temp = memory[address];
    memory[address] = register;
    register = temp;
```

# some common atomic operations (2)

```
// x86: mov OLD_VALUE, %eax; lock cmpxchq NEW_VALUE, (ADDRESS)
compare_and_swap(address, old_value, new_value) {
    if (memory[address] == old value) {
        memory[address] = new value;
        return true; // x86: set ZF flag
    } else {
        return false; // x86: clear ZF flag
// x86: lock xaddl REGISTER, (ADDRESS)
fetch_and_add(address, register) {
    old_value = memory[address];
    memory[address] += register;
    register = old_value;
```

# append to singly-linked list

```
assumption 1: other threads may be appending to list,
    but nodes are not being removed, reordered, etc.
    assumption 2: the processor will not previous reoreder stores
                  into *new last node to take place after the
                  store for the compare_and_swap
*/
void append_to_list(ListNode *head, ListNode *new_last_node) {
 ListNode *current last node = head:
 do {
   while (current last node->next) {
      current last node = current last node->next;
   while (
    !compare and swap(&current last node->next,
                      NULL, new last node)
```

#### common atomic operation pattern

try to acquire lock, or update next pointer, or ... detect if try failed if so, repeat

# exercise: fetch-and-add with compare-and-swap

exercise: implement fetch-and-add with compare-and-swap

```
compare_and_swap(address, old_value, new_value) {
    if (memory[address] == old_value) {
        memory[address] = new_value;
        return true; // x86: set ZF flag
    } else {
        return false; // x86: clear ZF flag
    }
}
```

#### solution

```
long my_fetch_and_add(long *p, long amount) {
    long old_value;
    do {
        old_value = *p;
    while (!compare_and_swap(p, old_value, old_value + amount);
    return old_value;
}
```

```
void
acquire(struct spinlock *lk)
  pushcli(); // disable interrupts to avoid deadlock.
  // The xchq is atomic.
  while(xchg(&lk->locked, 1) != 0)
  // Tell the C compiler and the processor to not move loads or stor
  // past this point, to ensure that the critical section's memory
  // references happen after the lock is acquired.
  __sync_synchronize();
  . . .
```

```
void
acquire(struct spinlock *lk)
  pushcli(); // disable interrupts to avoid deadlock.
  // The xchq is atomic.
  while(xchg(&lk->locked, 1) != 0)
  // Tell the C compiler and the processor to not move loads or stor
  // past this point, to ensure that the critical section's memory
  // references happen after the lock is acquired.
  __sync_synchronize();
  . . .
                  don't want to be waiting for lock
                  held by non-running thread
```

```
void
acquire(struct spinlock *lk)
  pushcli(); // disable interrupts to avoid deadlock.
  // The xchq is atomic.
  while(xchg(&lk->locked, 1) != 0)
  // Tell the C compiler and the processor to not move loads or stor
  // past this point, to ensure that the critical section's memory
  // references happen after the lock is acquired.
  __sync_synchronize();
  . . .
                  xchg wraps the xchgl instruction
                   same as loop above
```

```
void
acquire(struct spinlock *lk)
  pushcli(); // disable interrupts to avoid deadlock.
  // The xchq is atomic.
  while(xchg(&lk->locked, 1) != 0)
  // Tell the C compiler and the processor to not move loads or stor
  // past this point, to ensure that the critical section's memory
  // references hannen after the lock is acquired
  __sync_s avoid load store reordering (including by compiler)
          on x86, xchg alone avoids processor's reordering
          (but compiler might need more hints)
```

```
void
release(struct spinlock *lk)
 // Tell the C compiler and the processor to not move loads or stor
 // past this point, to ensure that all the stores in the critical
 // section are visible to other cores before the lock is released.
 // Both the C compiler and the hardware may re-order loads and
 // stores; __sync_synchronize() tells them both not to.
  __sync_synchronize();
  // Release the lock, equivalent to lk->locked = 0.
  // This code can't use a C assignment, since it might
  // not be atomic. A real OS would use C atomics here.
  asm volatile("movl_$0,_%0" : "+m" (lk->locked) : );
 popcli();
```

```
void
release(struct spinlock *lk)
 // Tell the C compiler and the processor to not move loads or stor
 // past this point, to ensure that all the stores in the critical
 // section are visible to other cores before the lock is released.
 // Both the C compiler and the hardware may re-order loads and
 // stores; __sync_synchronize() tells them both not to.
 __sync_synchronize();
  // Release the lock, equivalent to lk->locked = 0.
  // This code can't use a C assignment, since it might
  // not be atomic. A real OS would use C atomics here.
  asm volatile("movl_$0,_%0" : "+m" (lk->locked) : );
 popcli();
```

```
void
release(struct spinlock *lk)
 // Tell the C compiler and the processor to not move loads or stor
 // past this point, to ensure that all the stores in the critical
 // section are visible to other cores before the lock is released.
 // Both the C compiler and the hardware may re-order loads and
 // stores; __sync_synchronize() tells them both not to.
  __sync_synchronize();
  // Release the lock, equivalent to lk->locked = 0.
  // This code can't use a C assignment, since it might
  // not be atomic. A real OS would use C atomics here.
  asm volatile("movl_$0,_%0" : "+m" (lk->locked) : );
 popcli();
```

```
void
release(struct spinlock *lk)
 // Tell the C compiler and the processor to not move loads or stor
 // past this point, to ensure that all the stores in the critical
 // section are visible to other cores before the lock is released.
 // Both the C compiler and the hardware may re-order loads and
 // stores; __sync_synchronize() tells them both not to.
  __sync_synchronize();
  // Release the lock, equivalent to lk->locked = 0.
  // This code can't use a C assignment, since it might
  // not be atomic. A real OS would use C atomics here.
  asm volatile("movl_$0,_%0" : "+m" (lk->locked) : );
 popcli();
```

```
void acquire(struct spinlock *lk) {
  if(holding(lk))
    panic("acquire")
  // Record info about lock acquisition for debugging.
  lk->cpu = mycpu();
  getcallerpcs(&lk, lk->pcs);
void release(struct spinlock *lk) {
  if(!holding(lk))
    panic("release");
  lk->pcs[0] = 0;
  lk->cpu = 0;
  . . .
```

```
void acquire(struct spinlock *lk) {
  . . .
  if(holding(lk))
    panic("acquire")
  // Record info about lock acquisition for debugging.
  lk->cpu = mycpu();
  getcallerpcs(&lk, lk->pcs);
void release(struct spinlock *lk) {
  if(!holding(lk))
    panic("release");
  lk->pcs[0] = 0;
  lk->cpu = 0;
  . . .
```

```
void acquire(struct spinlock *lk) {
  if(holding(lk))
    panic("acquire")
  // Record info about lock acquisition for debugging.
  lk->cpu = mycpu();
  getcallerpcs(&lk, lk->pcs);
void release(struct spinlock *lk) {
  if(!holding(lk))
    panic("release");
  lk->pcs[0] = 0;
  lk->cpu = 0;
```

```
void acquire(struct spinlock *lk) {
  if(holding(lk))
    panic("acquire")
  // Record info about lock acquisition for debugging.
  lk->cpu = mycpu();
  getcallerpcs(&lk, lk->pcs);
void release(struct spinlock *lk) {
  if(!holding(lk))
    panic("release");
  lk-pcs[0] = 0;
  lk->cpu = 0;
  . . .
```

#### spinlock problems


spinlocks can send a lot of messages on the shared bus makes every non-cached memory access slower...


wasting CPU time waiting for another thread could we do something useful instead?

#### spinlock problems


spinlocks can send a lot of messages on the shared bus makes every non-cached memory access slower...

wasting CPU time waiting for another thread could we do something useful instead?







CPU2 read-modify-writes lock (to see it is still locked)



CPU3 read-modify-writes lock (to see it is still locked)




CPU2 read-modify-writes lock (to see it is still locked)




CPU3 read-modify-writes lock (to see it is still locked)

## ping-ponging



CPU1 sets lock to unlocked

## ping-ponging



some CPU (this example: CPU2) acquires lock

### ping-ponging


test-and-set problem: cache block "ping-pongs" between caches each waiting processor reserves block to modify


each transfer of block sends messages on bus

...so bus can't be used for real work like what the processor with the lock is doing


#### test-and-test-and-set

```
acquire:
   cmp $0, the_lock  // test the lock non-atomically
          // unlike lock xchg --- keeps lock in Shared state!
   ine acquire  // try again (still locked)
   // lock possibly free
   // but another processor might lock
   // before we get a chance to
   // ... so try wtih atomic swap:
   movl $1, %eax // %eax \leftarrow 1
   lock xchg %eax, the lock // swap %eax and the lock
         // sets the lock to 1
         // sets %eax to prior value of the_lock
   test %eax, %eax  // if the_lock wasn't 0 (someone else
                     // try again
   jne acquire
   ret
```







CPU2 reads lock (to see it is still locked)




CPU1 writes back lock value, then CPU2 reads it




CPU3 reads lock (to see it is still locked)



CPU2, CPU3 continue to read lock from cache no messages on the bus



CPU1 sets lock to unlocked



some CPU (this example: CPU2) acquires lock (CPU1 writes back value, then CPU2 reads + modifies it)

## couldn't the read-modify-write instruction...

notice that the value of the lock isn't changing...

and keep it in the shared state

maybe — but extra step in "common" case (swapping different values)

#### more room for improvement?

can still have a lot of attempts to modify locks after unlocked there other spinlock designs that avoid this ticket locks

MCS locks

47

## modifying cache blocks in parallel

cache coherency works on cache blocks

but typical memory access — less than cache block e.g. one 4-byte array element in 64-byte cache block

what if two processors modify different parts same cache block?

4-byte writes to 64-byte cache block


cache coherency — write instructions happen one at a time: processor 'locks' 64-byte cache block, fetching latest version processor updates 4 bytes of 64-byte cache block later, processor might give up cache block

# modifying things in parallel (code)

```
void *sum_up(void *raw_dest) {
    int *dest = (int *) raw_dest;
    for (int i = 0; i < 64 * 1024 * 1024; ++i) {
        *dest += data[i]:
attribute ((aligned(4096)))
int array[1024]; /* aligned = address is mult. of 4096 */
void sum twice(int distance) {
    pthread t threads[2];
    pthread_create(&threads[0], NULL, sum_up, &array[0]);
    pthread_create(&threads[1], NULL, sum_up, &array[distance]);
    pthread_join(threads[0], NULL);
    pthread join(threads[1], NULL);
```

## performance v. array element gap

(assuming sum\_up compiled to not omit memory accesses)



## false sharing

synchronizing to access two independent things

two parts of same cache block

solution: separate them

## spinlock problems

spinlocks can send a lot of messages on the shared bus makes every non-cached memory access slower...

wasting CPU time waiting for another thread could we do something useful instead?

## problem: busy waits

```
while(xchg(&lk->locked, 1) != 0)
;
what if it's going to be a while?
waiting for process that's waiting for I/O?
really would like to do something else with CPU instead...
```

## mutexes: intelligent waiting

mutexes — locks that wait better operations still: lock, unlock instead of running infinite loop, give away CPU lock = go to sleep, add self to list unlock = wake up sleeping thread

one idea: use spinlocks to build mutexes spinlock protects list of waiters from concurrent modification

## mutexes: intelligent waiting

mutexes — locks that wait better operations still: lock, unlock instead of running infinite loop, give away CPU lock = go to sleep, add self to list unlock = wake up sleeping thread

one idea: use spinlocks to build mutexes spinlock protects list of waiters from concurrent modification

## mutexes: intelligent waiting

mutexes — locks that wait better operations still: lock, unlock instead of running infinite loop, give away CPU lock = go to sleep, add self to list unlock = wake up sleeping thread

one idea: use spinlocks to build mutexes

spinlock protects list of waiters from concurrent modification

```
struct Mutex {
    SpinLock guard_spinlock;
    bool lock_taken = false;
    WaitQueue wait_queue;
};
```

```
struct Mutex {
    SpinLock guard_spinlock;
    bool lock_taken = false;
    WaitQueue wait_queue;
};
```

spinlock protecting lock\_taken and wait\_queue
only held for very short amount of time (compared to mutex itself)

```
struct Mutex {
    SpinLock guard_spinlock;
    bool lock_taken = false;
    WaitQueue wait_queue;
};
```

tracks whether any thread has locked and not unlocked

```
struct Mutex {
    SpinLock guard_spinlock;
    bool lock_taken = false;
    WaitQueue wait_queue;
};
```

list of threads that discovered lock is taken and are waiting for it be free these threads are not runnable

```
struct Mutex {
    SpinLock guard_spinlock;
    bool lock_taken = false;
    WaitQueue wait_queue;
};
```

instead of setting lock\_taken to false choose thread to hand-off lock to

```
LockMutex(Mutex *m) {
                                            UnlockMutex(Mutex *m) {
 LockSpinlock(&m->guard_spinlock);
                                              LockSpinlock(&m->guard_spinlock);
 if (m->lock taken) {
                                              if (m->wait_queue not empty) {
   put current thread on m->wait_queue
                                                remove a thread from m->wait_queue
   make current thread not runnable
                                                make that thread runnable
   /* xv6: myproc()->state = SLEEPING; */
                                                /* xv6: myproc()->state = RUNNABLE; */
   UnlockSpinlock(&m->guard_spinlock);
                                              } else {
   run scheduler
                                                 m->lock taken = false;
 } else {
   m->lock taken = true:
                                              UnlockSpinlock(&m->guard_spinlock);
   UnlockSpinlock(&m->guard_spinlock);
```

```
struct Mutex {
    SpinLock guard_spinlock;
    bool lock_taken = false;
    WaitQueue wait_queue;
};
```

subtle: what if UnlockMutex() runs in between these lines? reason why we make thread not runnable before releasing guard spinlock

```
LockMutex(Mutex *m) {
                                            UnlockMutex(Mutex *m) {
 LockSpinlock(&m->guard_spinlock);
                                              LockSpinlock(&m->guard_spinlock);
 if (m->lock taken) {
                                              if (m->wait_queue not empty) {
   put current thread on m->wait_queue
                                                remove a thread from m->wait_queue
   make current thread not runnable
                                                make that thread runnable
                                                /* xv6: myproc()->state = RUNNABLE; */
   /* xv6: myproc()->state = SLEEPING; */
   UnlockSpinlock(&m->guard_spinlock);
                                              } else {
   run scheduler
                                                 m->lock taken = false;
  } else {
                                              UnlockSpinlock(&m->guard_spinlock);
   m->lock taken = true:
   UnlockSpinlock(&m->guard_spinlock);
```

```
SpinLock guard_spinlock;
     bool lock taken = false;
    WaitQueue wait queue;
};
LockMutex(Mutex *m) {
 LockSpinlock(&m->guard_spinlock);
 if (m->lock taken) {
   put current thread on m->wait_queue
   make current thread not runnable
   /* xv6: myproc()->state = SLEEPING; */
   UnlockSpinlock(&m->guard_spinlock);
   run scheduler
  } else {
   m->lock taken = true:
   UnlockSpinlock(&m->guard_spinlock);
```

struct Mutex {

```
UnlockMutex(Mutex *m) {
   LockSpinlock(&m->guard_spinlock);
   if (m-)wait guous not empty) {
   if woken up here, need to make sure schedu
   doesn't run us on another core until we
   switch to the scheduler (and save our regs)
   xv6 solution: acquire ptable lock
   Linux solution: seperate 'on cpu' flags
```

## mutex efficiency

'normal' mutexes more complex than spinlocks often implemented using spinlock

observation: no contention  $\rightarrow$  little extra work don't touch wait queue if only one thread at a time

#### recall: pthread mutex

```
#include <pthread.h>

pthread_mutex_t some_lock;
pthread_mutex_init(&some_lock, NULL);
// or: pthread_mutex_t some_lock = PTHREAD_MUTEX_INITIALIZER;
...
pthread_mutex_lock(&some_lock);
...
pthread_mutex_unlock(&some_lock);
pthread_mutex_destroy(&some_lock);
```

## pthread mutexes: addt'l features

```
mutex attributes (pthread_mutexattr_t) allow:
     (reference: man pthread.h)
error-checking mutexes
     locking mutex twice in same thread?
     unlocking already unlocked mutex?
mutexes shared between processes
    otherwise: must be only threads of same process
     (unanswered question: where to store mutex?)
```

58

#### **POSIX** mutex restrictions

pthread\_mutex rule: unlock from same thread you lock in

implementation I gave before — not a problem

...but there other ways to implement mutexes e.g. might involve comparing with "holding" thread ID

# are locks enough?

do we need more than locks?

## example 1: pipes?

suppose we want to implement a pipe with threads
read sometimes needs to wait for a write
don't want busy-wait
 (and trick of having writer unlock() so reader can finish a lock() is illegal)

### more synchronization primitives

need other ways to wait for threads to finish

we'll introduce three extensions of locks for this:

barriers counting semaphores condition variables

all implemented with read/modify/write instructions + queues of waiting threads

# example 2: parallel processing

compute minimum of 100M element array with 2 processors algorithm:

compute minimum of 50M of the elements on each CPU one thread for each CPU

wait for all computations to finish

take minimum of all the minimums

# example 2: parallel processing

compute minimum of 100M element array with 2 processors algorithm:

compute minimum of 50M of the elements on each CPU one thread for each CPU

wait for all computations to finish

take minimum of all the minimums

#### barriers API

barrier.Initialize(NumberOfThreads)

barrier.Wait() — return after all threads have waited

idea: multiple threads perform computations in parallel

threads wait for all other threads to call Wait()

## barrier: waiting for finish

```
barrier.Initialize(2);
       Thread 0
                                 Thread 1
partial_mins[0] =
     /* min of first
        50M elems */;
                            partial mins[1] =
                               /* min of last
barrier.Wait();
                                   50M elems */
                            barrier.Wait();
total min = min(
     partial mins[0],
     partial mins[1]
```

## barriers: reuse

barriers are reusable: Thread 0 Thread 1 results[0][0] = getInitial(0); results[0][1] = getInitial(1); barrier.Wait(); barrier.Wait(); results[1][0] = results[1][1] = computeFrom( computeFrom( results[0][0], results[0][0], results[0][1] results[0][1] barrier.Wait(); barrier.Wait(); results[2][0] = results[2][1] = computeFrom( computeFrom( results[1][0], results[1][0], results[1][1] results[1][1] ); 66

### barriers: reuse

```
barriers are reusable:
            Thread 0
results[0][0] = getInitial(0);
barrier.Wait();
```

```
results[1][0] =
    computeFrom(
        results[0][0],
        results[0][1]
barrier.Wait();
results[2][0] =
    computeFrom(
        results[1][0],
        results[1][1]
```

```
Thread 1
results[0][1] = getInitial(1);
barrier.Wait();
results[1][1] =
    computeFrom(
        results[0][0],
        results[0][1]
barrier.Wait();
```

results[1][0],

results[1][1]

results[2][1] =

);

computeFrom(

#### barriers: reuse

```
barriers are reusable:
            Thread 0
                                                  Thread 1
results[0][0] = getInitial(0);
                                      results[0][1] = getInitial(1);
barrier.Wait();
                                       barrier.Wait();
results[1][0] =
                                       results[1][1] =
    computeFrom(
                                           computeFrom(
         results[0][0],
                                               results[0][0],
         results[0][1]
                                               results[0][1]
barrier.Wait();
                                       barrier.Wait();
results[2][0] =
                                       results[2][1] =
    computeFrom(
                                           computeFrom(
         results[1][0],
                                               results[1][0],
         results[1][1]
                                               results[1][1]
                                                                     66
```

## pthread barriers

```
pthread_barrier_t barrier;
pthread_barrier_init(
    &barrier,
    NULL /* attributes */,
    numberOfThreads
);
...
pthread_barrier_wait(&barrier);
```