CS 3330: Computer Architecture
main page
documents
grading
HCL2D
schedule
tasks
Showing material from Tue 18 Oct 2016
20161018am-lecture.mp4
(57.28 MiB)
20161018am-lecture.webm
(80.78 MiB)
20161018am_a-sketch.png
(30.15 KiB)
20161018am_b-sketch.png
(35.39 KiB)
20161018am_c-latency-throughput.png
(26.56 KiB)
20161018am_d-deep-pipelines.png
(71.49 KiB)
20161018am_e-modern-processors.png
(350.72 KiB)
20161018am_f-precise-interrupts.png
(71.41 KiB)
20161018am_g-sequential-consistency.png
(159.08 KiB)
20161018pm-lecture-part1.mp4
(38.05 MiB)
20161018pm-lecture-part1.webm
(24.5 MiB)
20161018pm-lecture-part2.mp4
(56.31 MiB)
20161018pm-lecture-part2.webm
(46.89 MiB)
20161018pm_a-sketch.png
(110.63 KiB)
20161018pm_b-throughput-latency.png
(22.1 KiB)
20161018pm_c-pipeline-depth.png
(91.51 KiB)
20161018pm_d-modern-processors.png
(315.26 KiB)
20161018pm_e-precise-interrupts.png
(60.37 KiB)
20161018pm_f-shared-memory.png
(152.92 KiB)
Copyright © 2016 by Luther Tychonievich and Charles Reiss. All rights reserved.