

last time (1)

certificates + certificate authorities

cryptographic hashes

- hard-to-reverse summary

- specialized versions for password storage

key exchange

- generate secret + key share

- combine your secret + other's key share to get shared secret

TLS: everything together

last time (2)

review: single-cycle processor

pipelining idea (laundry analogy)

instructions as series of pipeline stages

latency = time for one (beginning to end)

throughput = rate for many

start: diminishing returns with pipelining

6:30p lab tomorrow

is in Olsson 018

quiz Q1

purpose of certificate — let computer verifying signature
know public key to login request signature with

signature is made with device's private key

so certificate needs to contain corresponding public key

certificate needs to be made by trusted entity

can't be device itself — otherwise, already know+trust its public key

quiz Q2

send $\text{Encrypt}(\text{email}) + \text{Hash}(\text{email})$

C: guess email text's + verify — compare hash

D: guess email's text and tamper

if understand how tampering with encrypted data changes message, can produce correct hash for new message

E: prevent B from receiving given control over network — drop packets

quiz Q3

TLS: both sides send key shares

...what's needed for temporary symmetric keys

signature just to verify that symmetric key based on key share not from attacker

quiz Q4/5

register file: handles register (`%rax`, `%r8`, etc.) values

single-cycle: has new register value to store

has old value of `%r8` — but not as input

doesn't need to know what opcode

anonymous feedback (1)

final exam: could it be remote?

deliberate decision I made early in the semester; has pros/cons

remote: tricky to balance for students not spending N hours on exam

not nice re: technical issues to give tight time limit remotely

remote: need to write questions that work in open-book/notes

anonymous feedback (2)

“Could you give some more examples with pipeline chart and a quick review of assembly again.”

we will have more examples with pipeline chart, b/c there are parts of pipelining we haven't talked about

re: (x86-64) assembly, not going to do a detailed review re: time but...

instruction operand=source, operand=source+destination

%XXX — some register (%rXX = 64 bits, %eXX = 32 bits)

\$123 — the constant 123


some_label — label = memory location

X(%rYY) = memory[X + %rYY]

cmp = set condition codes; jXX = jump based on condition codes

addq processor timing

```
// init. %r8=800, %r9=900, etc.
addq %r8, %r9    // R8+R9->R9
addq %r10, %r11 // R10+R11->R11
addq %r12, %r13 // R12+R13->R13
addq %r14, %r15 // R14+R15->R15
addq %r9, %r8    // R9+R8->R8
```




| | fetch | fetch/decode | | decode/execute | | | execute/memory | | memory/writeback | |
|-------|-------|--------------|----|----------------|-------|----|----------------|----|------------------|----|
| cycle | PC | rA | rB | R[rB] | R[rB] | rB | sum | rB | sum | rB |
| 0 | 0x0 | | | | | | | | | |
| 1 | 0x2 | 8 | 9 | | | | | | | |
| 2 | 0x4 | 10 | 11 | 800 | 900 | 9 | | | | |
| 3 | 0x6 | 12 | 13 | 1000 | 1100 | 11 | 1700 | 9 | | |
| 4 | 0x8 | 14 | 15 | 1200 | 1300 | 13 | 2100 | 11 | 1700 | 9 |
| 5 | | 9 | 8 | 1400 | 1500 | 15 | 2500 | 13 | 2100 | 11 |
| 6 | | | | 900 | 1700 | 8 | 2900 | 15 | 2500 | 13 |
| 7 | | | | | | | 2500 | 8 | 2900 | 15 |

addq processor timing

// init. %r8=800, %r9=900, etc.


```
addq %r8, %r9    // R8+R9->R9
addq %r10, %r11 // R10+R11->R11
addq %r12, %r13 // R12+R13->R13
addq %r14, %r15 // R14+R15->R15
addq %r9, %r8    // R9+R8->R8
```



| | fetch | fetch/decode | | decode/execute | | | execute/memory | | memory/writeback | |
|-------|-------|--------------|----|----------------|-------|----|----------------|----|------------------|----|
| cycle | PC | rA | rB | R[rB] | R[rB] | rB | sum | rB | sum | rB |
| 0 | 0x0 | | | | | | | | | |
| 1 | 0x2 | 8 | 9 | | | | | | | |
| 2 | 0x4 | 10 | 11 | 800 | 900 | 9 | | | | |
| 3 | 0x6 | 12 | 13 | 1000 | 1100 | 11 | 1700 | 9 | | |
| 4 | 0x8 | 14 | 15 | 1200 | 1300 | 13 | 2100 | 11 | 1700 | 9 |
| 5 | | 9 | 8 | 1400 | 1500 | 15 | 2500 | 13 | 2100 | 11 |
| 6 | | | | 900 | 1700 | 8 | 2900 | 15 | 2500 | 13 |
| 7 | | | | | | | 2500 | 8 | 2900 | 15 |

addq processor timing


```
// init. %r8=800, %r9=900, etc.
addq %r8, %r9 // R8+R9->R9
addq %r10, %r11 // R10+R11->R11
addq %r12, %r13 // R12+R13->R13
addq %r14, %r15 // R14+R15->R15
addq %r9, %r8 // R9+R8->R8
```



| | fetch | fetch/decode | | decode/execute | | | execute/memory | | memory/writeback | |
|-------|-------|--------------|----|----------------|-------|----|----------------|----|------------------|----|
| cycle | PC | rA | rB | R[rB] | R[rB] | rB | sum | rB | sum | rB |
| 0 | 0x0 | | | | | | | | | |
| 1 | 0x2 | 8 | 9 | | | | | | | |
| 2 | 0x4 | 10 | 11 | 800 | 900 | 9 | | | | |
| 3 | 0x6 | 12 | 13 | 1000 | 1100 | 11 | 1700 | 9 | | |
| 4 | 0x8 | 14 | 15 | 1200 | 1300 | 13 | 2100 | 11 | 1700 | 9 |
| 5 | | 9 | 8 | 1400 | 1500 | 15 | 2500 | 13 | 2100 | 11 |
| 6 | | | | 900 | 1700 | 8 | 2900 | 15 | 2500 | 13 |
| 7 | | | | | | | 2500 | 8 | 2900 | 15 |

addq processor timing


```
// init. %r8=800, %r9=900, etc.
addq %r8, %r9    // R8+R9->R9
addq %r10, %r11 // R10+R11->R11
addq %r12, %r13 // R12+R13->R13
addq %r14, %r15 // R14+R15->R15
addq %r9, %r8    // R9+R8->R8
```



| | fetch | fetch/decode | | decode/execute | | | execute/memory | | memory/writeback | |
|-------|-------|--------------|----|----------------|-------|----|----------------|----|------------------|----|
| cycle | PC | rA | rB | R[rB] | R[rB] | rB | sum | rB | sum | rB |
| 0 | 0x0 | | | | | | | | | |
| 1 | 0x2 | 8 | 9 | | | | | | | |
| 2 | 0x4 | 10 | 11 | 800 | 900 | 9 | | | | |
| 3 | 0x6 | 12 | 13 | 1000 | 1100 | 11 | 1700 | 9 | | |
| 4 | 0x8 | 14 | 15 | 1200 | 1300 | 13 | 2100 | 11 | 1700 | 9 |
| 5 | | 9 | 8 | 1400 | 1500 | 15 | 2500 | 13 | 2100 | 11 |
| 6 | | | | 900 | 1700 | 8 | 2900 | 15 | 2500 | 13 |
| 7 | | | | | | | 2500 | 8 | 2900 | 15 |

addq processor timing


```
// init. %r8=800, %r9=900, etc.
addq %r8, %r9    // R8+R9->R9
addq %r10, %r11 // R10+R11->R11
addq %r12, %r13 // R12+R13->R13
addq %r14, %r15 // R14+R15->R15
addq %r9, %r8    // R9+R8->R8
```



| | fetch | fetch/decode | | decode/execute | | | execute/memory | | memory/writeback | |
|-------|-------|--------------|----|----------------|-------|----|----------------|----|------------------|----|
| cycle | PC | rA | rB | R[rB] | R[rB] | rB | sum | rB | sum | rB |
| 0 | 0x0 | | | | | | | | | |
| 1 | 0x2 | 8 | 9 | | | | | | | |
| 2 | 0x4 | 10 | 11 | 800 | 900 | 9 | | | | |
| 3 | 0x6 | 12 | 13 | 1000 | 1100 | 11 | 1700 | 9 | | |
| 4 | 0x8 | 14 | 15 | 1200 | 1300 | 13 | 2100 | 11 | 1700 | 9 |
| 5 | | 9 | 8 | 1400 | 1500 | 15 | 2500 | 13 | 2100 | 11 |
| 6 | | | | 900 | 1700 | 8 | 2900 | 15 | 2500 | 13 |
| 7 | | | | | | | 2500 | 8 | 2900 | 15 |

addq processor timing

```
// init. %r8=800, %r9=900, etc.
addq %r8, %r9    // R8+R9->R9
addq %r10, %r11 // R10+R11->R11
addq %r12, %r13 // R12+R13->R13
addq %r14, %r15 // R14+R15->R15
addq %r9, %r8    // R9+R8->R8
```



| | fetch | fetch/decode | | decode/execute | | | execute/memory | | memory/writeback | |
|-------|-------|--------------|----|----------------|-------|----|----------------|----|------------------|----|
| cycle | PC | rA | rB | R[rB] | R[rB] | rB | sum | rB | sum | rB |
| 0 | 0x0 | | | | | | | | | |
| 1 | 0x2 | 8 | 9 | | | | | | | |
| 2 | 0x4 | 10 | 11 | 800 | 900 | 9 | | | | |
| 3 | 0x6 | 12 | 13 | 1000 | 1100 | 11 | 1700 | 9 | | |
| 4 | 0x8 | 14 | 15 | 1200 | 1300 | 13 | 2100 | 11 | 1700 | 9 |
| 5 | | 9 | 8 | 1400 | 1500 | 15 | 2500 | 13 | 2100 | 11 |
| 6 | | | | 900 | 1700 | 8 | 2900 | 15 | 2500 | 13 |
| 7 | | | | | | | 2500 | 8 | 2900 | 15 |


exercise: throughput/latency (1)

0x100: add %r8, %r9

0x108: mov 0x1234(%r10), %r11

0x110: ...

cycle # 0 1 2 3 4 5 6 7 8



...

suppose cycle time is 500 ps

exercise: latency of one instruction?

- A. 100 ps B. 500 ps C. 2000 ps D. 2500 ps E. something else


exercise: throughput/latency (1)

0x100: add %r8, %r9

0x108: mov 0x1234(%r10), %r11

0x110: ...

cycle # 0 1 2 3 4 5 6 7 8



...

suppose cycle time is 500 ps

exercise: latency of one instruction?


- A. 100 ps B. 500 ps C. 2000 ps D. 2500 ps E. something else

exercise: throughput overall?


- A. 1 instr/100 ps B. 1 instr/500 ps C. 1 instr/2000ps D. 1 instr/2500 ps
E. something else

exercise: throughput/latency (2)

0x100: add %r8, %r9
0x108: mov 0x1234(%r10), %r11
0x110: ...




0x100: add %r8, %r9
0x108: mov 0x1234(%r10), %r11
0x110: ...




double number of pipeline stages (to 10) + decrease cycle time from 500 ps to 250 ps — throughput?

- A. 1 instr/100 ps B. 1 instr/250 ps C. 1 instr/1000ps D. 1 instr/5000 ps
E. something else


diminishing returns: register delays




diminishing returns: register delays




diminishing returns: register delays




diminishing returns: register delays



diminishing returns: register delays




diminishing returns: register delays



diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily?


Probably not...



diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily?


Probably not...



diminishing returns: uneven split


Can we split up some logic (e.g. adder) arbitrarily?

Probably not...



a data hazard

```
// initially %r8 = 800,
//                %r9 = 900, etc.
addq %r8, %r9    // R8 + R9 -> R9
addq %r9, %r8    // R9 + R8 -> R9
addq ...
addq ...
```




| | fetch | fetch/decode | | decode/execute | | | execute/memory | | memory/writeback | |
|-------|-------|--------------|----|----------------|-------|----|----------------|----|------------------|----|
| cycle | PC | rA | rB | R[rB] | R[rB] | rB | sum | rB | sum | rB |
| 0 | 0x0 | | | | | | | | | |
| 1 | 0x2 | 8 | 9 | | | | | | | |
| 2 | | 9 | 8 | 800 | 900 | 9 | | | | |
| 3 | | | | 900 | 800 | 8 | 1700 | 9 | | |
| 4 | | | | | | | 1700 | 8 | 1700 | 9 |
| 5 | | | | | | | | | 1700 | 8 |

a data hazard

```

// initially %r8 = 800,
//                %r9 = 900, etc.
addq %r8, %r9    // R8 + R9 -> R9
addq %r9, %r8    // R9 + R8 -> R9
addq ...
addq ...
    
```



| | fetch | fetch/decode | | decode/execute | | | execute/memory | | memory/writeback | |
|-------|-------|--------------|----|----------------|-------|----|----------------|----|------------------|----|
| cycle | PC | rA | rB | R[rB] | R[rB] | rB | sum | rB | sum | rB |
| 0 | 0x0 | | | | | | | | | |
| 1 | 0x2 | 8 | 9 | | | | | | | |
| 2 | | 9 | 8 | 800 | 900 | 9 | | | | |
| 3 | | | | 900 | 800 | 8 | 1700 | 9 | | |
| 4 | | | | | | | 1700 | 8 | 1700 | 9 |
| 5 | | | | | | | | | 1700 | 8 |

should be 1700

data hazard

addq %r8, %r9 // (1)

addq %r9, %r8 // (2)

| step# | pipeline implementation | ISA specification |
|-------|-------------------------|---------------------|
| 1 | read r8, r9 for (1) | read r8, r9 for (1) |
| 2 | read r9, r8 for (2) | write r9 for (1) |
| 3 | write r9 for (1) | read r9, r8 for (2) |
| 4 | write r8 for (2) | write r8 for (2) |

pipeline reads **older value**...

instead of value ISA says was just written

data hazard compiler solution

```
addq %r8, %r9  
nop  
nop  
addq %r9, %r8
```

one solution: **change the ISA**

all addqs take effect **three instructions later**

(assuming can read register value while it is being written back)

make it **compiler's job**

problem: recompile everytime processor changes?

data hazard compiler solution

```
addq %r8, %r9  
nop  
nop  
addq %r9, %r8
```

one solution: **change the ISA**

all addqs take effect **three instructions later**

(assuming can read register value while it is being written back)

make it **compiler's job**

problem: recompile everytime processor changes?


stalling/nop pipeline diagram (1)

add %r8, %r9

nop

nop

addq %r9, %r8




stalling/nop pipeline diagram (1)

add %r8, %r9

nop

nop

addq %r9, %r8



assumption:

if writing register value

register file will return that value for reads

not actually way register file worked in single-cycle CPU
(e.g. can read old %r9 while writing new %r9)

stalling/nop pipeline diagram (2)

add %r8, %r9


nop

nop

nop

addq %r9, %r8

cycle # 0 1 2 3 4 5 6 7 8



stalling/nop pipeline diagram (2)

add %r8, %r9


nop

nop

nop

addq %r9, %r8

cycle # 0 1 2 3 4 5 6 7 8



if we didn't modify the register file, we'd need an extra cycle

data hazard hardware solution

```
addq %r8, %r9  
// hardware inserts: nop  
// hardware inserts: nop  
addq %r9, %r8
```

how about hardware add nops?

called **stalling**

extra logic:

- sometimes don't change PC

- sometimes put do-nothing values in pipeline registers

opportunity

```
// initially %r8 = 800,  
//                %r9 = 900, etc.
```

```
0x0: addq %r8, %r9
```


```
0x2: addq %r9, %r8
```

...


| | fetch | fetch/decode | | decode/execute | | | execute/memory | | memory/writeback | |
|-------|-------|--------------|----|----------------|-------|----|----------------|----|------------------|----|
| cycle | PC | rA | rB | R[rB] | R[rB] | rB | sum | rB | sum | rB |
| 0 | 0x0 | | | | | | | | | |
| 1 | 0x2 | 8 | 9 | | | | | | | |
| 2 | | 9 | 8 | 800 | 900 | 9 | | | | |
| 3 | | | | 900 | 800 | 8 | 1700 | 9 | | |
| 4 | | | | | | | 1700 | 8 | 1700 | 9 |
| 5 | | | | | | | | | 1700 | 8 |

should be 1700

exploiting the opportunity



exploiting the opportunity



opportunity 2

```
// initially %r8 = 800,  
//                %r9 = 900, etc.
```

```
0x0: addq %r8, %r9
```

```
0x2: nop
```


```
0x3: addq %r9, %r8
```

...

| cycle | fetch | fetch/decode | | decode/execute | | | execute/memory | | memory/writeback | |
|-------|-------|--------------|-----|----------------|-------|-----|----------------|-----|------------------|-----|
| | PC | rA | rB | R[rB] | R[rB] | rB | sum | rB | sum | rB |
| 0 | 0x0 | | | | | | | | | |
| 1 | 0x2 | 8 | 9 | | | | | | | |
| 2 | 0x3 | --- | --- | 800 | 900 | 9 | | | | |
| 3 | | 9 | 8 | --- | --- | --- | 1700 | 9 | | |
| 4 | | | | 900 | 800 | 8 | --- | --- | 1700 | 9 |
| 5 | | | | | | | 1700 | 9 | --- | --- |
| 6 | | | | | | | | | 1700 | 9 |

should be 1700

exploiting the opportunity



exercise: forwarding paths

cycle # 0 1 2 3 4 5 6 7 8

addq %r8, %r9

F D E M W

subq %r8, %r10

F D E M W

xorq %r8, %r9

F D E M W

andq %r9, %r8

F D E M W

in subq, %r8 is _____ addq.

in xorq, %r9 is _____ addq.


in andq, %r9 is _____ addq.

in andq, %r9 is _____ xorq.

A: not forwarded from

B-D: forwarded to decode from {execute,memory,writeback} stage of


unsolved problem



combine stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in `subq`'s decode stage
(since easier than detecting it in fetch stage)

unsolved problem




combine stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in subq's decode stage
(since easier than detecting it in fetch stage)

solveable problem


| | cycle # | | | | | | | | |
|---------------------------------|---------|---|---|---|---|---|---|---|---|
| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| <code>movq 0(%rax), %rbx</code> | F | D | E | M | W | | | | |
| <code>movq %rbx, 0(%rcx)</code> | | F | D | E | M | W | | | |

why can't we...



clock cycle needs to be long enough
to go through data cache AND
to go through math circuits!
(which we were trying to avoid by putting them in separate stages)

why can't we...



clock cycle needs to be long enough
to go through data cache AND
to go through math circuits!
(which we were trying to avoid by putting them in separate stages)

control hazard

0x00: cmpq %r8, %r9

0x08: je 0xFFFF

0x10: addq %r10, %r11

| | fetch | fetch→decode | | decode→execute | | execute→write | execute→writeback | | ... |
|-------|-------|--------------|-----|----------------|-------|---------------|-------------------|-----|-----|
| cycle | PC | rA | rB | R[rA] | R[rB] | result | ... | ... | ... |
| 0 | 0x0 | | | | | | | | |
| 1 | 0x8 | 8 | 9 | | | | | | |
| 2 | ??? | --- | --- | 800 | 900 | | | | |
| 3 | ??? | --- | --- | --- | --- | less than | | | |

control hazard

```
0x00: cmpq %r8, %r9
0x08: je 0xFFFF
0x10: addq %r10, %r11
```

| | fetch | fetch→decode | decode→execute | execute→write | execute→writeback | ... | | | |
|-------|-------|--------------|----------------|---------------|-------------------|-----------|-----|-----|-----|
| cycle | PC | rA | rB | R[rA] | R[rB] | result | ... | ... | ... |
| 0 | 0x0 | | | | | | | | |
| 1 | 0x8 | 8 | 9 | | | | | | |
| 2 | ??? | --- | --- | 800 | 900 | | | | |
| 3 | ??? | --- | --- | --- | --- | less than | | | |


0xFFFF if R[8] = R[9]; 0x10 otherwise

jXX: stalling?

```
    cmpq %r8, %r9  
    jne LABEL // not taken  
    xorq %r10, %r11  
    movq %r11, 0(%r12)
```

```
    ...  
    cmpq %r8, %r9  
    jne LABEL  
    (do nothing)  
    (do nothing)  
    xorq %r10, %r11  
    movq %r11, 0(%r12)  
    ...
```


cycle # 0 1 2 3 4 5 6 7 8



jXX: stalling?

```
cmpq %r8, %r9
jne LABEL // not taken
xorq %r10, %r11
movq %r11, 0(%r12)
```

```
...
cmpq %r8, %r9
jne LABEL
(do nothing)
(do nothing)
xorq %r10, %r11
movq %r11, 0(%r12)
...
```



jXX: stalling?

```
cmpq %r8, %r9
jne LABEL // not taken
xorq %r10, %r11
movq %r11, 0(%r12)
```

```
...
```

```
cmpq %r8, %r9
```

```
jne LABEL
```

```
(do nothing)
```


```
(do nothing)
```

```
xorq %r10, %r11
```

```
movq %r11, 0(%r12)
```

```
...
```

cycle # 0 1 2 3 4 5 6 7 8




jXX: stalling?

```
cmpq %r8, %r9
jne LABEL // not taken
xorq %r10, %r11
movq %r11, 0(%r12)
```

```
...
cmpq %r8, %r9
jne LABEL
(do nothing)
(do nothing)
xorq %r10, %r11
movq %r11, 0(%r12)
...
```

cycle # 0 1 2 3 4 5 6 7 8



making guesses

```
    cmpq %r8, %r9
    jne LABEL
    xorq %r10, %r11
    movq %r11, 0(%r12)
    ...
```

```
LABEL:  addq %r8, %r9
        imul %r13, %r14
        ...
```

speculate (guess): **jne** won't go to LABEL


right: 2 cycles faster!; wrong: undo guess before too late

jXX: speculating right (1)


```
    cmpq %r8, %r9
    jne LABEL
    xorq %r10, %r11
    movq %r11, 0(%r12)
    ...
```

```
LABEL: addq %r8, %r9
        imul %r13, %r14
        ...
```


```
cmpq %r8, %r9
jne LABEL
xorq %r10, %r11
movq %r11, 0(%r12)
...
```



jXX: speculating wrong



jXX: speculating wrong



“squashed” instructions


on misprediction need to undo partially executed instructions

mostly: remove from pipeline registers

more complicated pipelines: replace written values in cache/registers/etc.

backup slides


adding stages (one way)



divide running instruction into steps


one way: fetch / decode / execute / memory / writeback

adding stages (one way)




add 'pipeline registers' to hold values from instruction

running some instructions



running some instructions




`0x100: add %r8, %r9`

`0x108: mov 0x1234(%r10), %r11`

`0x110: xor %r12, %r13`

| cycle # | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
|---------------|---|---|---|---|---|---|---|---|---|
| Instruction 1 | F | D | E | M | W | | | | |
| Instruction 2 | | F | D | E | M | W | | | |
| Instruction 3 | | | F | D | E | M | W | | |

running some instructions




`0x100: add %r8, %r9`


`0x108: mov 0x1234(%r10), %r11`

`0x110: xor %r12, %r13`

writeback cycle # 0 1 2 3 4 5 6 7 8



running some instructions




writeback

cycle # 0 1 2 3 4 5 6 7 8


`0x100: add %r8, %r9`

`0x108: mov 0x1234(%r10), %r11`

`0x110: xor %r12, %r13`



running some instructions




writeback

cycle # 0 1 2 3 4 5 6 7 8


0x100: add %r8, %r9

0x108: mov 0x1234(%r10), %r11

0x110: xor %r12, %r13



running some instructions




writeback

cycle # 0 1 2 3 4 5 6 7 8

0x100: add %r8, %r9

0x108: mov 0x1234(%r10), %r11

0x110: xor %r12, %r13



why registers?

example: fetch/decode

need to store current instruction somewhere ...while fetching next one

exercise: forwarding paths (2)

cycle # 0 1 2 3 4 5 6 7 8

addq %r8, %r9

subq %r8, %r9

ret (goes to andq)

andq %r10, %r9

in subq, %r8 is _____ addq.

in subq, %r9 is _____ addq.

in andq, %r9 is _____ subq.

in andq, %r9 is _____ addq.

A: not forwarded from

B-D: forwarded to decode from {execute.memory.writeback} stage of