

Changelog

13 Dec 2023: fixup incorrect register renaming in “register renaming: missing pieces” example of pushq transformation

last time

branch prediction

- guess target

- run instructions based on guess

- detect if guess wrong later

- “squash” (cancel) instructions if guess wrong

alternative pipelines and forwarding

branch prediction strategies

- backwards-taken, forward-not-taken

anonymous feedback

(from before lecture Thurs, but after I revised slides)

how do condition codes work?

- set by cmp, test, arithmetic instructions

- used by conditional jump instructions (jl [jump if less than], etc.)

- extra registers

- in five-stage pipeline: part of execute stage

execute v memory stage:

- memory stage: accesses to memory (other than initial machine code)

- execute stage: arithmetic (including address computations)

predict: repeat last

PC of branch

0x40042A

hash function

index	<i>prediction/ last result?</i>
0	taken (1)
1	not taken (0)
2	taken (1)
3	taken (1)
...	...
14	not taken (0)
15	taken (1)

predict: repeat last

PC of branch

0x40042A

hash function

index *prediction/
last result?*

0 taken (1)

1 not taken (0)

2 taken (1)

3 taken (1)

...

14 not taken (0)

typical choice: some bits of branch address
for our example: will use bits 4-7

predict: repeat last

PC of branch

0x40042A

hash function

index	<i>prediction/ last result?</i>
0	taken (1)
1	not taken (0)
2	taken (1)
3	taken (1)
...	...
14	not taken (0)
15	taken (1)

predict: repeat last

PC of branch

0x40042A

hash function

index	<i>prediction/ last result?</i>
0	taken (1)
1	not taken (0)
2	taken (1)
3	taken (1)
...	...
14	not taken (0)
15	taken (1)


**prediction
to fetch stage**

predict: repeat last

PC of branch

0x40042A

hash function



example

PC of branch

0x40042A

hash function

0x40041B	movq \$4, %rax
0x400423	...
0x400429	decq %rax
0x40042A	jnz 0x400423
0x40042B	...

actual outcome
from later stage

idx prediction/
last result?

0 taken (1)

1 not taken (0)

2 not taken (0)

3 taken (1)

...

14 not taken (0)

15 taken (1)



prediction
to fetch stage

example

PC of branch

0x40042A

hash function

0x40041B	movq \$4, %rax
0x400423	...
0x400429	decq %rax
0x40042A	jnz 0x400423
0x40042B	...

assembly version of:

i = 4; do { ...; i -= 1; } while (i)

idx prediction/
last result?

0 taken (1)

1 not taken (0)

2 not taken (0)

3 taken (1)

...

14 not taken (0)

15 taken (1)

actual outcome
from later stage

prediction
to fetch stage

example

PC of branch

0x40042A

hash function

0x40041B	movq \$4, %rax
0x400423	...
0x400429	decq %rax
0x40042A	jnz 0x400423
0x40042B	...

*idx prediction/
last result?*

0	taken (1)
1	not taken (0)
2	not taken (0)
3	taken (1)
...	...

iteration	prediction	outcome
1	not taken	taken

actual outcome
from later stage

prediction
to fetch stage

example

PC of branch

0x40042A

hash function

0x40041B	movq \$4, %rax
0x400423	...
0x400429	decq %rax
0x40042A	jnz 0x400423
0x40042B	...

*idx prediction/
last result?*

0	taken (1)
1	not taken (0)
2	not taken (0)
3	taken (1)
...	...

iteration	prediction	outcome
1	not taken	taken

actual outcome
from later stage

prediction
to fetch stage

example

PC of branch

0x40042A

hash function

0x40041B	movq \$4, %rax
0x400423	...
0x400429	decq %rax
0x40042A	jnz 0x400423
0x40042B	...

actual outcome
from later stage

idx prediction/
last result?

0 taken (1)

1 not taken (0)

2 not taken **taken (1)**

3 taken (1)

... ...

iteration	prediction	outcome
1	not taken	taken



prediction
to fetch stage

example

PC of branch

0x40042A

hash function

0x40041B	movq \$4, %rax
0x400423	...
0x400429	decq %rax
0x40042A	jnz 0x400423
0x40042B	...

*idx prediction/
last result?*

0	taken (1)
1	not taken (0)
2	not taken taken (1)
3	taken (1)

actual outcome
from later stage

iteration	prediction	outcome	
1	not taken	taken	
2	taken	taken	

prediction
to fetch stage

example

PC of branch

0x40042A

hash function

0x40041B	movq \$4, %rax
0x400423	...
0x400429	decq %rax
0x40042A	jnz 0x400423
0x40042B	...

*idx prediction/
last result?*

0 taken (1)

1 not taken (0)

2 not taken taken (1)

3 taken (1)

actual outcome
from later stage

iteration	prediction	outcome	
1	not taken	taken	
2	taken	taken	

prediction
to fetch stage

example

PC of branch

0x40042A

hash function

0x40041B	movq \$4, %rax
0x400423	...
0x400429	decq %rax
0x40042A	jnz 0x400423
0x40042B	...

idx prediction/
last result?

0 taken (1)

1 not taken (0)

2 not taken taken (1)

3 taken (1)

...

iteration	prediction	outcome	
1	not taken	taken	
2	taken	taken	
3	taken	taken	
4	taken	not taken	
1	not taken	taken	
2	taken	taken	

actual outcome
from later stage

prediction
to fetch stage



example

PC of branch

0x40042A

hash function

0x40041B	movq \$4, %rax
0x400423	...
0x400429	decq %rax
0x40042A	jnz 0x400423
0x40042B	...

idx prediction/
last result?

0 taken (1)

1 not taken (0)

2 not taken taken (1)

3 taken (1)

actual outcome
from later stage

iteration	prediction	outcome
1	not taken	taken
2	taken	taken
3	taken	taken
4	taken	not taken
1	not taken	taken
2	taken	taken

prediction
to fetch stage

example

PC of branch

0x40042A

hash function

0x40041B	movq \$4, %rax
0x400423	...
0x400429	decq %rax
0x40042A	jnz 0x400423
0x40042B	...

idx prediction/
last result?

0 taken (1)

1 not taken (0)

2 not taken taken (1)

3 taken (1)

... ...

iteration	prediction	outcome	
1	not taken	taken	
2	taken	taken	
3	taken	taken	
4	taken	not taken	
1	not taken	taken	
2	taken	taken	

actual outcome
from later stage

prediction
to fetch stage

other predictors

using more history:

- whether branch taken/not taken last few times?
- pattern (e.g. taken every Nth time?)

combining history from multiple branches

predicting branch targets, instead of just outcomes

- example: function returns, (some) switch statements, polymorphic method calls

...

beyond pipelining: multiple issue

start **more than one instruction/cycle**

multiple parallel pipelines; many-input/output register file

hazard handling much more complex

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r10, %r11		F	D	E	M	W				
xorq %r9, %r11		F	D	E	M	W				
subq %r10, %rbx		F	D	E	M	W				

...

beyond pipelining: out-of-order

find later instructions to do instead of stalling

lists of available instructions in pipeline registers
take any instruction with available values

provide **illusion that work is still done in order**

much more complicated hazard handling logic

	cycle #	0	1	2	3	4	5	6	7	8	9	10	11
mov 0(%rbx), %r8		F	D	R	I	E	M	M	M	W	C		
sub %r8, %r9			F	D	R				I	E	W	C	
add %r10, %r11				F	D	R	I	E	W			C	
xor %r12, %r13					F	D	R	I	E	W			C

...

interlude: real CPUs

modern CPUs:

execute **multiple instructions at once**

execute instructions **out of order** — whenever **values available**

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

- value in last stage may not be most up-to-date

- older value may be written back before newer value?

problems for branch prediction:

- mispredicted instructions may complete execution before squashing

which instructions to dispatch?

- how to quickly find instructions that are ready?

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

- value in last stage may not be most up-to-date

- older value may be written back before newer value?

problems for branch prediction:

- mispredicted instructions may complete execution before squashing

which instructions to dispatch?

- how to quickly find instructions that are ready?

read-after-write examples (1)

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F	D	E	M	W				
addq %r11, %r8			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

normal pipeline: two options for `%r8`?

choose the one from *earliest stage*

because it's from the most recent instruction

read-after-write examples (1)

out-of-order execution:

%r8 from earliest stage might be from *delayed instruction*
can't use same forwarding logic

addq %r10, %r8		I	D	L	M	W			
addq %r12, %r8			F	D	E	M	W		

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F			D	E	M	W		
movq %r8, (%rax)		F			D	E	M	W		
movq \$100, %r8			F	D	E	M	W			
addq %r13, %r8			F		D	E	M	W		

register version tracking

goal: track different versions of registers

out-of-order execution: may compute versions at different times

only forward the correct version

strategy for doing this: preprocess instructions represent version info

makes forwarding, etc. lookup easier

rewriting hazard examples (1)

addq %r10, %r8	addq %r10, %r8 _{v1} → %r8 _{v2}
addq %r11, %r8	addq %r11, %r8 _{v2} → %r8 _{v3}
addq %r12, %r8	addq %r12, %r8 _{v3} → %r8 _{v4}

read different version than the one written

represent with three argument psuedo-instructions

forwarding a value? must match version *exactly*

for now: version numbers

later: something simpler to implement

write-after-write example

	cycle #	0	1	2	3	4	5	6	7	8		
addq %r10, %r8		F				D	E	M	W			
movq %r8, (%rax)		F							D	E	M	W
movq %r11, %r8		F	D	E	M	W						
movq %r8, 8(%rax)		F					D	E	M	W		
movq \$100, %r8		F	D	E	M	W						
addq %r13, %r8		F					D	E	M	W		

write-after-write example

	cycle #	0	1	2	3	4	5	6	7	8		
addq %r10, %r8		F				D	E	M	W			
movq %r8, (%rax)		F							D	E	M	W
movq %r11, %r8			F	D	E	M	W					
movq %r8, 8(%rax)			F					D	E	M	W	
movq \$100, %r8			F	D	E	M	W					
addq %r13, %r8		F						D	E	M	W	

out-of-order execution:

if we don't do something, newest value could be overwritten!

write-after-write example

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F				D	E	M	W	
movq %r8, (%rax)		F						D	E	M W
movq %r11, %r8			F	D	E	M	W			
movq %r8, 8(%rax)		F					D	E	M	W
movq \$100, %r8			F	D	E	M	W			
addq %r13, %r8		F					D	E	M	W

two instructions that haven't been started
could need *different versions* of %r8!

write-after-write example

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F				D	E	M	W	
movq %r8, (%rax)		F						D	E	M W
movq %r11, %r8			F	D	E	M	W			
movq %r8, 8(%rax)		F					D	E	M	W
movq \$100, %r8			F	D	E	M	W			
addq %r13, %r8		F					D	E	M	W

keeping multiple versions

for write-after-write problem: need to keep copies of multiple versions

both the new version and the old version needed by delayed instructions

for read-after-write problem: need to distinguish different versions

solution: have lots of extra registers

...and assign each version a new 'real' register

called register renaming

register renaming


rename *architectural registers* to *physical registers*

different physical register for each version of architectural


track which physical registers are ready

compare physical register numbers to do forwarding

an OOO pipeline




an OOO pipeline



branch prediction needs to happen before instructions decoded
done with cache-like tables of information about recent branches


an OOO pipeline



register renaming done here


stage needs to keep mapping from architectural to physical names

an OOO pipeline




instruction queue holds pending renamed instructions
combined with register-ready info to *issue* instructions
(issue = start executing)

an OOO pipeline




read from much larger register file and handle forwarding
register file: typically read 6+ registers at a time
(extra data paths wires for forwarding not shown)

an OOO pipeline



many *execution units* actually do math or memory load/store
some may have multiple pipeline stages
some may take variable time (data cache, integer divide, ...)


an OOO pipeline



writeback results to physical registers


register file: typically support writing 3+ registers at a time

an OOO pipeline



new commit (sometimes *retire*) stage finalizes instruction figures out when physical registers can be reused again

an OOO pipeline



commit stage also handles branch misprediction
reorder buffer tracks enough information to undo mispredicted instrs.

an OOO pipeline diagram

	cycle #	0	1	2	3	4	5	6	7	8	9	10	11
addq %r01, %r05		F	D	R	I	E	W	C					
addq %r02, %r05		F	D	R		I	E	W	C				
addq %r03, %r04		F	D	R	I	E	W	C					
cmpq %r04, %r08		F	D	R		I	E	W	C				
jne ...		F	D	R		I	E	W	C				
addq %r01, %r05		F	D	R	I	E	W		C				
addq %r02, %r05		F	D	R	I	E	W		C				
addq %r03, %r04		F	D	R		I	E	W	C				
cmpq %r04, %r08		F	D	R		I	E	W	C				

an OOO pipeline diagram

	cycle #	0	1	2	3	4	5	6	7	8	9	10	11
addq %r01, %r05		F	D	R	I	E	W	C					
addq %r02, %r05		F	D	R		I	E	W	C				
addq %r03, %r04		F	D	R									
cmpq %r04, %r08		F	D	R									
jne ...		F	D										
addq %r01, %r05		F	D	R	I	E	W		C				
addq %r02, %r05		F	D	R	I	E	W		C				
addq %r03, %r04		F	D	R		I	E	W	C				
cmpq %r04, %r08		F	D	R			I	E	W	C			

fetch instructions in order,
several per cycle
unless instruction queue full

an OOO pipeline diagram

	cycle #	0	1	2	3	4	5	6	7	8	9	10	11
addq %r01, %r05	F	D	R	I	E	W	C						
addq %r02, %r05	F	D	R	I	E	W	C						
addq %r03, %r04	F	D	R	I	E								issue instructions
cmpq %r04, %r08	F	D	R		I								(to "execution units")
jne ...	F	D	R										when operands ready
addq %r01, %r05	F	D	R	I	E	W		C					
addq %r02, %r05	F	D	R	I	E	W		C					
addq %r03, %r04	F	D	R		I	E	W	C					
cmpq %r04, %r08	F	D	R			I	E	W	C				

an 000 pipeline diagram

	cycle #	0	1	2	3	4	5	6	7	8	9	10	11
addq %r01, %r05		F	D	R	I	E	W	C					
addq %r02, %r05		F	D	R		I	E	W	C				
addq %r03, %r04		F	D	R	T	E	W	C					
cmpq %r04	commit instructions in order waiting until next complete					I	E	W	C				
jne ...		F	D	R		I	E	W	C				
addq %r01, %r05		F	D	R	I	E	W		C				
addq %r02, %r05		F	D	R	I	E	W		C				
addq %r03, %r04		F	D	R		I	E	W	C				
cmpq %r04, %r08		F	D	R		I	E	W	C				

branch target buffer

what if we can't decode LABEL from machine code for `jmp LABEL` or `jle LABEL` fast?

will happen in more complex pipelines

what if we can't decode that there's a RET, CALL, etc. fast?

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)
0x00	1	0x400	5	Jxx	0x3FFF3	...
0x01	1	0x401	C	JMP	0x401035	----
0x02	0	---	---	---	---	----
0x03	1	0x400	9	RET	---	...
...
0xFF	1	0x3FF	8	CALL	0x404033	...

valid	...
1	...
0	...
0	...
0	...
...	...
0	...

```
0x3FFF3:  movq %rax, %rsi
0x3FFF7:  pushq %rbx
0x3FFF8:  call 0x404033
0x400001:  popq %rbx
0x400003:  cmpq %rbx, %rax
0x400005:  jle 0x3FFF3
...
0x400031:  ret
...
...
```

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)	valid	...
0x00	1	0x400	5	Jxx	0x3FFF3	...	1	...
0x01	1	0x401	C	JMP	0x401035	----	0	...
0x02	0	---	---	---	---	---	0	...
0x03	1	0x400	9	RET	---	...	0	...
...
0xFF	1	0x3FF	8	CALL	0x404033	...	0	...


```
0x3FFF3: movq %rax, %rsi
0x3FFF7: pushq %rbx
0x3FFF8: call 0x404033
0x400001: popq %rbx
0x400003: cmpq %rbx, %rax
0x400005: jle 0x3FFF3
...
0x400031: ret
...
...
```

BTB: cache for branch targets

idx	valid	tag	ofst	type	target	(more info?)	valid	...
0x00	1	0x400	5	Jxx	0x3FFF3	...	1	...
0x01	1	0x401	C	JMP	0x401035	----	0	...
0x02	0	---	---	---	---	---	0	...
0x03	1	0x400	9	RET	---	...	0	...
...
0xFF	1	0x3FF	8	CALL	0x404033	...	0	...

```
0x3FFF3: movq %rax, %rsi
0x3FFF7: pushq %rbx
0x3FFF8: call 0x404033
0x400001: popq %rbx
0x400003: cmpq %rbx, %rax
0x400005: jle 0x3FFF3
...
0x400031: ret
...
0x400031: ret
...
```

an OOO pipeline



register renaming

rename *architectural registers* to *physical registers*

architectural = part of instruction set architecture

different name for each version of architectural register

register renaming state

original	renamed
add %r10, %r8 ...	
add %r11, %r8 ...	
add %r12, %r8 ...	

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming state

	original	
add	%r10, %r8	...
add	%r11, %r8	...
add	%r12, %r8	...

renamed table for architectural (external) and physical (internal) name (for next instr. to process)

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming state

	original	renamed
add	%r10, %r8	...
add	%r11, %r8	...
add	%r12, %r8	...

list of available physical registers
added to as instructions finish

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming example (1)

original	renamed
add %r10, %r8	
add %r11, %r8	
add %r12, %r8	

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming example (1)

original	renamed
add %r10, %r8	add %x19, %x13 → %x18
add %r11, %r8	
add %r12, %r8	

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming example (1)

original	renamed
add %r10, %r8	add %x19, %x13 → %x18
add %r11, %r8	add %x07, %x18 → %x20
add %r12, %r8	

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18 %x20
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming example (1)

original	renamed
add %r10, %r8	add %x19, %x13 → %x18
add %r11, %r8	add %x07, %x18 → %x20
add %r12, %r8	add %x05, %x20 → %x21

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18 %x20 %x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming example (1)

	original	renamed
add	%r10, %r8	add %x19, %x13 → %x18
add	%r11, %r8	add %x07, %x18 → %x20
add	%r12, %r8	add %x05, %x20 → %x21

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x18
%r10	%x20
%r11	%x21
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original

```
addq %r10, %r8  
movq %r8, (%rax)  
subq %r8, %r11  
movq 8(%r11), %r11  
movq $100, %r8  
addq %r11, %r8
```

renamed

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original

```
addq %r10, %r8  
movq %r8, (%rax)  
subq %r8, %r11  
movq 8(%r11), %r11  
movq $100, %r8  
addq %r11, %r8
```

renamed

```
addq %x19, %x13 → %x18
```

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original

```
addq %r10, %r8  
movq %r8, (%rax)  
subq %r8, %r11  
movq 8(%r11), %r11  
movq $100, %r8  
addq %r11, %r8
```

renamed

```
addq %x19, %x13 → %x18  
movq %x18, (%x04) → (memory)
```

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original

```
addq %r10, %r8  
movq %r8, (%rax)  
subq %r8, %r11  
movq 8(%r11), %r11  
movq $100, %r8  
addq %r11, %r8
```

renamed

```
addq %x19, %x13 → %x18  
movq %x18, (%x04) → (memory)
```

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05

could be that $\%rax = 8 + \%r11$
could load before value written!
possible data hazard!

not handled via register renaming
option 1: run load+stores in order
option 2: compare load/store addresses

%x21
%x23
%x24
...

register renaming example (2)

original

```
addq %r10, %r8  
movq %r8, (%rax)  
subq %r8, %r11  
movq 8(%r11), %r11  
movq $100, %r8  
addq %r11, %r8
```

renamed

```
addq %x19, %x13 → %x18  
movq %x18, (%x04) → (memory)  
subq %x18, %x07 → %x20
```

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07 %x20
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original

addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq \$100, %r8
addq %r11, %r8

renamed

addq %x19, %x13 → %x18
movq %x18, (%x04) → (memory)
subq %x18, %x07 → %x20
movq 8(%x20), (memory) → %x21

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07 %x20 %x21
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original

addq %r10, %r8
movq %r8, (%rax)
subq %r8, %r11
movq 8(%r11), %r11
movq \$100, %r8
addq %r11, %r8

renamed

addq %x19, %x13 → %x18
movq %x18, (%x04) → (memory)
subq %x18, %x07 → %x20
movq 8(%x20), (memory) → %x21
movq \$100 → %x23

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18 %x23
%r9	%x17
%r10	%x19
%r11	%x07 %x20 %x21
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original	renamed
addq %r10, %r8	addq %x19, %x13 → %x18
movq %r8, (%rax)	movq %x18, (%x04) → (memory)
subq %r8, %r11	subq %x18, %x07 → %x20
movq 8(%r11), %r11	movq 8(%x20), (memory) → %x21
movq \$100, %r8	movq \$100 → %x23
addq %r11, %r8	addq %x21, %x23 → %x24

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18 %x23 %x24
%r9	%x17
%r10	%x19
%r11	%x07 %x20 %x21
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming exercise

original

addq %r8, %r9
movq \$100, %r10
subq %r10, %r8
xorq %r8, %r9
andq %rax, %r9

arch → phys


renamed

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x29
%r12	%x05
%r13	%x02
...	...

free
regs

%x18
%x20
%x21
%x23
%x24
...

an 000 pipeline



instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	<code>addq %x01, %x05 → %x06</code>
2	<code>addq %x02, %x06 → %x07</code>
3	<code>addq %x03, %x07 → %x08</code>
4	<code>cmpq %x04, %x08 → %x09.cc</code>
5	<code>jne %x09.cc, ...</code>
6	<code>addq %x01, %x08 → %x10</code>
7	<code>addq %x02, %x10 → %x11</code>
8	<code>addq %x03, %x11 → %x12</code>
9	<code>cmpq %x04, %x12 → %x13.cc</code>
...	...

execution unit

ALU 1

ALU 2

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

...

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	<code>addq %x01, %x05 → %x06</code>
2	<code>addq %x02, %x06 → %x07</code>
3	<code>addq %x03, %x07 → %x08</code>
4	<code>cmpq %x04, %x08 → %x09.cc</code>
5	<code>jne %x09.cc, ...</code>
6	<code>addq %x01, %x08 → %x10</code>
7	<code>addq %x02, %x10 → %x11</code>
8	<code>addq %x03, %x11 → %x12</code>
9	<code>cmpq %x04, %x12 → %x13.cc</code>
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit cycle# 1

ALU 1 **1**

ALU 2

...

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	<code>addq %x01, %x05 → %x06</code>
2	<code>addq %x02, %x06 → %x07</code>
3	<code>addq %x03, %x07 → %x08</code>
4	<code>cmpq %x04, %x08 → %x09.cc</code>
5	<code>jne %x09.cc, ...</code>
6	<code>addq %x01, %x08 → %x10</code>
7	<code>addq %x02, %x10 → %x11</code>
8	<code>addq %x03, %x11 → %x12</code>
9	<code>cmpq %x04, %x12 → %x13.cc</code>
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit cycle# 1

ALU 1 1

ALU 2

...

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	<code>addq %x01, %x05 → %x06</code>
2	<code>addq %x02, %x06 → %x07</code>
3	<code>addq %x03, %x07 → %x08</code>
4	<code>cmpq %x04, %x08 → %x09.cc</code>
5	<code>jne %x09.cc, ...</code>
6	<code>addq %x01, %x08 → %x10</code>
7	<code>addq %x02, %x10 → %x11</code>
8	<code>addq %x03, %x11 → %x12</code>
9	<code>cmpq %x04, %x12 → %x13.cc</code>
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit cycle# 1

ALU 1	1
ALU 2	—

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	...
ALU 1		1	2	
ALU 2		—	—	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	...
ALU 1		1	2	3	
ALU 2		—	—	—	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	...
ALU 1		1	2	3	
ALU 2		—	—	—	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	...
ALU 1		1	2	3	4	
ALU 2		—	—	—	6	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	...
ALU 1		1	2	3	4	
ALU 2		—	—	—	6	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	...
ALU 1		1	2	3	4	5	
ALU 2		—	—	—	6	7	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	6	...
ALU 1		1	2	3	4	5	6	
ALU 2		—	—	—	6	7	8	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 -> %x06
2	addq %x02, %x06 -> %x07
3	addq %x03, %x07 -> %x08
4	cmpq %x04, %x08 -> %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 -> %x10
7	addq %x02, %x10 -> %x11
8	addq %x03, %x11 -> %x12
9	cmpq %x04, %x12 -> %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	6	7	...
ALU 1		1	2	3	4	5	8	9	
ALU 2		—	—	—	6	7	—	...	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 -> %x06
2	addq %x02, %x06 -> %x07
3	addq %x03, %x07 -> %x08
4	cmpq %x04, %x08 -> %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 -> %x10
7	addq %x02, %x10 -> %x11
8	addq %x03, %x11 -> %x12
9	cmpq %x04, %x12 -> %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending ready
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	6	7	...
ALU 1		1	2	3	4	5	8	9	
ALU 2		—	—	—	6	7	—	...	

instruction queue and dispatch

instruction queue

#	instruction
1	mrmovq (%x04) → %x06
2	mrmovq (%x05) → %x07
3	addq %x01, %x02 → %x08
4	addq %x01, %x06 → %x09
5	addq %x01, %x07 → %x10
...	...

scoreboard

reg	status
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	
%x07	
%x08	
%x09	
%x10	
...	...


execution unit cycle# 1 2 3 4 5 6 7 ...

ALU

data cache



an OOO pipeline




execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)




execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



exercise: how long to compute $A \times (B \times (C \times D))$?


execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



exercise: how long to compute $A \times (B \times (C \times D))$?


3×3 cycles + any time to forward values
no parallelism!

execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

execution unit

ALU 1 (add, cmp, jxx)

ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

execution unit

ALU 1 (add, cmp, jxx)

ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	<code>add %x01, %x02 → %x03</code>
2	<code>imul %x04, %x05 → %x06</code>
3	<code>imul %x03, %x07 → %x08</code>
4	<code>cmp %x03, %x08 → %x09.cc</code>
5	<code>jle %x09.cc, ...</code>
6	<code>add %x01, %x03 → %x11</code>
7	<code>imul %x04, %x06 → %x12</code>
8	<code>imul %x03, %x08 → %x13</code>
9	<code>cmp %x11, %x13 → %x14.cc</code>
10	<code>jle %x14.cc, ...</code>
...	...

execution unit **cycle# 1**

ALU 1 (add, cmp, jxx)	1
ALU 2 (add, cmp, jxx)	—
ALU 3 (mul) start	2
ALU 3 (mul) end	2

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2
ALU 1 (add, cmp, jxx)		1	6	
ALU 2 (add, cmp, jxx)		—	—	
ALU 3 (mul) start		2	3	
ALU 3 (mul) end		2	3	

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending (still)
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

execution unit cycle# 1 2 3

ALU 1 (add, cmp, jxx) 1 6 —

ALU 2 (add, cmp, jxx) — — —

ALU 3 (mul) start 2 3 7

ALU 3 (mul) end 2 3 7

reg	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending (still)
%x09	pending
%x10	pending
%x11	pending ready
%x12	pending
%x13	pending
%x14	pending
...	...

instruction queue and dispatch (multicycle)

scoreboard

instruction queue

#	<i>instruction</i>
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4
ALU 1 (add, cmp, jxx)			1	6	-	4
ALU 2 (add, cmp, jxx)			-	-	-	-
ALU 3 (mul) start			2	3	7	8
ALU 3 (mul) end			2	3	7	8

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending (still)
%x13	pending
%x14	pending
...	...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5
ALU 1 (add, cmp, jxx)			1	6	—	4	5
ALU 2 (add, cmp, jxx)			—	—	—	—	—
ALU 3 (mul) start			2	3	7	8	—
ALU 3 (mul) end			2	3	7	8	

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending (still)
%x14	pending
...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1<	add %x01, %x02 → %x03
2<	imul %x04, %x05 → %x06
3<	imul %x03, %x07 → %x08
4<	cmp %x03, %x08 → %x09.cc
5<	jle %x09.cc, ...
6<	add %x01, %x03 → %x11
7<	imul %x04, %x06 → %x12
8<	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5
ALU 1 (add, cmp, jxx)			1	6	—	4	5
ALU 2 (add, cmp, jxx)			—	—	—	—	—
ALU 3 (mul) start			2	3	7	8	—
ALU 3 (mul) end			2	3	7	8	

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending
...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1<	add %x01, %x02 → %x03
2<	imul %x04, %x05 → %x06
3<	imul %x03, %x07 → %x08
4<	cmp %x03, %x08 → %x09.cc
5<	jle %x09.cc, ...
6<	add %x01, %x03 → %x11
7<	imul %x04, %x06 → %x12
8<	imul %x03, %x08 → %x13
9<	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	6	7	8
ALU 1 (add, cmp, jxx)			1	6	—	4	5	6	—	9
ALU 2 (add, cmp, jxx)			—	—	—	—	—	—	—	—
ALU 3 (mul) start			2	3	7	8	—	—	—	—
ALU 3 (mul) end			2	3	7	8	—	—	—	—

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending ready
...	...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1X	add %x01, %x02 → %x03
2X	imul %x04, %x05 → %x06
3X	imul %x03, %x07 → %x08
4X	cmp %x03, %x08 → %x09.cc
5X	jle %x09.cc, ...
6X	add %x01, %x03 → %x11
7X	imul %x04, %x06 → %x12
8X	imul %x03, %x08 → %x13
9X	cmp %x11, %x13 → %x14.cc
10X	jle %x14.cc, ...
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	6	7	...
ALU 1 (add, cmp, jxx)			1	6	—	4	5	9	10	
ALU 2 (add, cmp, jxx)			—	—	—	—	—	—	—	
ALU 3 (mul) start			2	3	7	8	—	—	—	
ALU 3 (mul) end			2	3	7	8	—	—	—	

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending ready
6	7
...	...

register renaming: missing pieces



what about “hidden” inputs like %rsp, condition codes?

one solution: translate to instructions with additional register parameters

making %rsp explicit parameter

turning hidden condition codes into operands!

bonus: can also translate complex instructions to simpler ones



backup slides

exercise

use 1-bit predictor on this loop

executed in outer loop (not shown) many, many times

what is the conditional jump misprediction rate?

```
int i = 0;
while (true) {
    if (i % 3 == 0)
        goto next;
    ...
next:
    i += 1;
    if (i == 50)
        break;
}
```

exercise

use 1-bit predictor on this loop

executed in outer loop (not shown) many, many times

what is the conditional jump misprediction rate?

```
int i = 0;  
while (true) {  
    if (i % 3 == 0)  
        goto next;  
    ...  
next:  
    i += 1;  
    if (i == 50)  
        break;  
}
```

i =	branch	pred	outcome	correct?
0	mod 3	???	T	???
1	== 50	???	F	???
1	mod 3	T	F	—
2	== 50	F	F	✓
...

exercise

use 1-bit predictor on this loop

executed in outer loop (not shown) many, many times

what is the conditional jump misprediction rate?

```
int i = 0;  
while (true) {  
    if (i % 3 == 0)  
        goto next;  
    ...  
next:  
    i += 1;  
    if (i == 50)  
        break;  
}
```

i =	branch	pred	outcome	correct?
0	mod 3	???	T	???
1	== 50	???	F	???
1	mod 3	T	F	—
2	== 50	F	F	✓
...

exercise soln (1)

i=	branch	predicted	outcome	correct?
0	mod 3	???	T	???
1	== 50	???	N	???
1	mod 3	T	N	
2	== 50	N	N	✓
2	mod 3	N	N	✓
3	== 50	N	N	✓
3	mod 3	N	T	
4	== 50	N	N	✓
...
48	mod 3	N	T	
49	== 50	N	N	✓
49	mod 3	T	N	
50	== 50	N	T	
0	mod 3	N	T	
1	== 50	T	N	

mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)

overall: 64/100

```
int i = 0;
while (true) {
    if (i % 3 == 0) goto next;
    ...
next:
    i += 1;
    if (i == 50) break;
}
```

exercise soln (1)

i=	branch	predicted	outcome	correct?	mod 3: correct for i=2,5,8,...,49 (16/50) break: correct for i=2,3,...,48 (48/50) overall: 64/100
0	mod 3	???	T	???	
1	== 50	???	N	???	
1	mod 3	T	N		
2	== 50	N	N	✓	
2	mod 3	N	N	✓	
3	== 50	N	N	✓	
3	mod 3	N	T		
4	== 50	N	N	✓	
...	
48	mod 3	N	T		
49	== 50	N	N	✓	
49	mod 3	T	N		
50	== 50	N	T		
0	mod 3	N	T		
1	== 50	T	N		

```
int i = 0;
while (true) {
    if (i % 3 == 0) goto next;
    ...
next:
    i += 1;
    if (i == 50) break;
}
```

exercise soln (1)

i=	branch	predicted	outcome	correct?
0	mod 3	???	T	???
1	$\equiv 50$???	N	???
1	mod 3	T	N	
2	$\equiv 50$	N	N	✓
2	mod 3	N	N	✓
3	$\equiv 50$	N	N	✓
3	mod 3	N	T	
4	$\equiv 50$	N	N	✓
...
48	mod 3	N	T	
49	$\equiv 50$	N	N	✓
49	mod 3	T	N	
50	$\equiv 50$	N	T	
0	mod 3	N	T	
1	$\equiv 50$	T	N	

mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)

overall: 64/100

```
int i = 0;
while (true) {
    if (i % 3 == 0) goto next;
    ...
next:
    i += 1;
    if (i == 50) break;
}
```

exercise soln (1)

i=	branch	predicted	outcome	correct?
0	mod 3	???	T	???
1	$\equiv 50$???	N	???
1	mod 3	T	N	
2	$\equiv 50$	N	N	✓
2	mod 3	N	N	✓
3	$\equiv 50$	N	N	✓
3	mod 3	N	T	
4	$\equiv 50$	N	N	✓
...
48	mod 3	N	T	
49	$\equiv 50$	N	N	✓
49	mod 3	T	N	
50	$\equiv 50$	N	T	
0	mod 3	N	T	
1	$\equiv 50$	T	N	

mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)

overall: 64/100

```
int i = 0;
while (true) {
    if (i % 3 == 0) goto next;
    ...
next:
    i += 1;
    if (i == 50) break;
}
```

exercise soln (1)

i=	branch	predicted	outcome	correct?
0	mod 3	???	T	???
1	$\equiv 50$???	N	???
1	mod 3	T	N	
2	$\equiv 50$	N	N	✓
2	mod 3	N	N	✓
3	$\equiv 50$	N	N	✓
3	mod 3	N	T	
4	$\equiv 50$	N	N	✓
...
48	mod 3	N	T	
49	$\equiv 50$	N	N	✓
49	mod 3	T	N	
50	$\equiv 50$	N	T	
0	mod 3	N	T	
1	$\equiv 50$	T	N	

mod 3: correct for i=2,5,8,...,49 (16/50)

break: correct for i=2,3,...,48 (48/50)

overall: 64/100

```
int i = 0;
while (true) {
    if (i % 3 == 0) goto next;
    ...
next:
    i += 1;
    if (i == 50) break;
}
```

predicting ret: ministack of return addresses

predicting ret — ministack in processor registers
push on ministack on call; pop on ret

ministack overflows? discard oldest, mispredict it later

baz saved registers
baz return address
bar saved registers
bar return address
foo local variables
foo saved registers
foo return address
foo saved registers


baz return address
bar return address
foo return address

(partial?) stack
in CPU registers

stack in memory

4-entry return address stack

4-entry return address stack in CPU



backup slides

indirect branch prediction

`jmp *%rax or jmp *(%rax, %rcx, 8)`


BTB can provide a prediction

but can do better with more context

example—predict based on other recent computed jumps
good for polymorphic method calls

table lookup with Hash(last few jmps)
instead of Hash(this jmp)

an 000 pipeline



reorder buffer: on rename

arch → phys reg
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
...	...

free list

%x19
%x23
...
...

reorder buffer: on rename

arch → phys reg
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
...	...

free list

%x19
%x23
...
...

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...
31	0x129f	%rax / %x12		

reorder buffer contains instructions started,
but not fully finished new entries created on rename

reorder buffer: on rename

arch → phys reg
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
...	...

free list

%x19
%x23
...
...

remove
here →
on commit

add here →
on rename

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...
31	0x129f	%rax / %x12		

place newly started instruction at end of buffer
remember at least its destination register

reorder buffer: on rename

arch → phys reg
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x23
...
...

remove here
on commit

add here
on rename

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...
31	0x129f	%rax / %x12		
32	0x1230	%rdx / %x19		

next renamed instruction goes in next slot, etc.

reorder buffer: on rename

arch → phys reg
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x23
...
...

remove here
on commit

add here
on rename

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...
31	0x129f	%rax / %x12		
32	0x1230	%rdx / %x19		

reorder buffer: on commit

arch → phys. reg
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x13
...
...

remove
here →
on commit

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...
31	0x129f	%rax / %x12		

reorder buffer: on commit

arch → phys. reg
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x13
...
...

remove
here →
on commit

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...
31	0x129f	%rax / %x12		✓

instructions marked done in reorder buffer when computed but not removed ('committed') yet

reorder buffer: on commit

arch → phys. reg
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x13
...
...

arch → phys reg
for committed

arch.	phys.
reg	reg
%rax	%x30
%rcx	%x28
%rbx	%x23
%rdx	%x21
...	...

remove
here →
on commit

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...
31	0x129f	%rax / %x12		✓

commit stage tracks architectural to physical register map
for committed instructions

reorder buffer: on commit

arch → phys. reg
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x13
...
%x23

arch → phys reg
for committed

arch.	phys.
reg	reg
%rax	%x30
%rcx	%x28
%rbx	%x23 %x24
%rdx	%x21
...	...

remove
here →
on commit

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...
31	0x129f	%rax / %x12		✓
32	0x1230	%rdx / %x19		

when next-to-commit instruction is done
update this register map and free register list
and remove instr. from reorder buffer

reorder buffer: on commit

arch → phys. reg
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x13
...
%x23

arch → phys reg remove here
when committed

arch.	phys.
reg	reg
%rax	%x30
%rcx	%x28
%rbx	%x23 %x24
%rdx	%x21
...	...

when next-to-commit instruction is done
update this register map and free register list
and remove instr. from reorder buffer

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...
31	0x129f	%rax / %x12		✓
32	0x1230	%rdx / %x19		

reorder buffer: commit mispredict (one way)

arch → phys reg
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
...	...

arch → phys reg
for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
...	...

free list

%x19
%x13
...
...

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30	✓	
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32	✓	
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
...
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		



reorder buffer: commit mispredict (one way)

arch → phys reg
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
...	...

arch → phys reg
for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
...	...

free list

%x19
%x13
...
...

when committing a mispredicted instruction...
this is where we undo mispredicted instructions

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30	✓	
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32	✓	
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
...
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		



reorder buffer: commit mispredict (one way)

arch → phys reg
for new instrs

arch.	phys.
reg	reg
%rax	%x38
%rcx	%x32
%rbx	%x24
%rdx	%x34
...	...

arch → phys reg
for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
...	...

free list

%x19
%x13
...
...

copy commit register map into rename register map
so we can start fetching from the correct PC

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30	✓	
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32	✓	
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
...
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		

reorder buffer: commit mispredict (one way)

arch → phys reg
for new instrs

arch.	phys.
reg	reg
%rax	%x38
%rcx	%x32
%rbx	%x24
%rdx	%x34
...	...

arch → phys reg
for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
...	...

free list

%x19
%x13
...
...

...and discard all the mispredicted instructions
(without committing them)

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30	✓	
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32	✓	
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
...		
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x10		

better? alternatives

can take snapshots of register map on each branch


- don't need to reconstruct the table
 - (but how to efficiently store them)

can reconstruct register map before we commit the branch instruction


- need to let reorder buffer be accessed even more?

can track more/different information in reorder buffer

exceptions and OOO (one strategy)




exceptions and OOO (one strategy)




X19
X23
...

arch. reg	phys. reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

exceptions and OOO (one strategy)



exceptions and OOO (one strategy)




X19
X23
...

arch. reg	phys. reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

arch. reg	phys. reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37
...	...

instr num.	PC	dest. reg	done?	except?
...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34		
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05		
21	0x1260	R8 / X06		
...

exceptions and OOO (one strategy)




X19
X23
...

arch. reg	phys. reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

arch. reg	phys. reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37
...	...

instr num.	PC	dest. reg	done?	except?
...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34		
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05		
21	0x1260	R8 / X06		
...

exceptions and OOO (one strategy)




X19
X23
...

arch. reg	phys. reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

arch. reg	phys. reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37
...	...

instr num.	PC	dest. reg	done?	except?
...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34		
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	✓
21	0x1260	R8 / X06		
...

exceptions and OOO (one strategy)




X19
X23
...

arch. reg	phys. reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

arch. reg	phys. reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34
...	...

instr num.	PC	dest. reg	done?	except?
...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34	✓	
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	✓
21	0x1260	R8 / X06		
...

exceptions and OOO (one strategy)




X19
X23
...
...

arch. reg	phys. reg
RAX	X38
RCX	X32
RBX	X48
RBX	X34
...	...

arch. reg	phys. reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34
...	...

instr num.	PC	dest. reg	done?	except?
...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34	✓	
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	✓
21	0x1260	R8 / X06		
...

exceptions and OOO (one strategy)




X19
X23
...

arch. reg	phys. reg
RAX	X38
RCX	X32
RBX	X48
RBX	X34
...	...

arch. reg	phys. reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34
...	...

instr num.	PC	dest. reg	done?	except?
...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34	✓	
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	✓
21	0x1260	R8 / X06		
...

exceptions and OOO (one strategy)



variation: could store architectural reg. values instead of mapping for completed instrs.
(and copy values instead of mapping on exception)

free regs for new instrs

X19
X23
...
...


arch. reg	phys. reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

for complete instrs

arch. reg	value
RAX	0x12343
RCX	0x234543
RBX	0x56782
RDX	0xF83A4
...	...

instr num.	PC	dest. reg	done?	except?
...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34	✓	
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	✓
21	0x1260	R8 / X06		
...

exceptions and OOO (one strategy)



stopping instructions in progress for exception
similar to how 'squashing' mispredicted instructions

free reg_s for new instr_s

X19
X23
...
...

arch. reg	phys. reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

for complete instr_s

arch. reg	phys. reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34
...	...

instr num.	PC	dest. reg	done?	except?
...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34	✓	
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	✓
21	0x1260	R8 / X06		
...

handling memory accesses?

one idea:

list of done + uncommitted loads+stores

execute load early + double-check on commit

have data cache watch for changes to addresses on list

if changed, treat like branch misprediction

loads check list of stores so you read back own values

actually finish store on commit

maybe treat like branch misprediction if conflict?

the open-source BROOM pipeline






Figure from Celio et al., "BROOM: An Open Source Out-Of-Order Processor With Resilient Low-Voltage Operation in 28-nm CMOS"

data flow model and limits




```
for (int i = 0; i < N; i += K) {  
    sum += A[i];  
    sum += A[i+1];  
    ...  
}
```

data flow model and limits




each yellow box = instruction
arrows = dependences
instructions only executed when dependencies


data flow model and limits




data flow model and limits



better data-flow



better data-flow



better data-flow

