

beyond pipelining: multiple issue

start *more than one instruction/cycle*

multiple parallel pipelines; many-input/output register file

hazard handling much more complex

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r10, %r11		F	D	E	M	W				
xorq %r9, %r11		F	D	E	M	W				
subq %r10, %rbx		F	D	E	M	W				

...

beyond pipelining: out-of-order

find *later instructions to do* instead of stalling

lists of available instructions in pipeline registers
take any instruction with available values

provide *illusion that work is still done in order*

much more complicated hazard handling logic

	cycle #	0	1	2	3	4	5	6	7	8	9	10	11
mov 0(%rbx), %r8		F	D	R	I	E	M	M	M	W	C		
sub %r8, %r9			F	D	R				I	E	W	C	
add %r10, %r11				F	D	R	I	E	W			C	
xor %r12, %r13					F	D	R	I	E	W			C

...

interlude: real CPUs

modern CPUs:

execute *multiple instructions at once*

execute instructions *out of order* — whenever *values available*

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

- value in last stage may not be most up-to-date

- older value may be written back before newer value?

problems for branch prediction:

- mispredicted instructions may complete execution before squashing

which instructions to dispatch?

- how to quickly find instructions that are ready?

out-of-order and hazards

out-of-order execution makes hazards harder to handle

problems for forwarding:

- value in last stage may not be most up-to-date

- older value may be written back before newer value?

problems for branch prediction:

- mispredicted instructions may complete execution before squashing

which instructions to dispatch?

- how to quickly find instructions that are ready?

read-after-write examples (1)

	cycle #	0	1	2	3	4	5	6	7	8
<code>addq %r10, %r8</code>		F	D	E	M	W				
<code>movq %r8, (%rax)</code>			F	D	E	M	W			
<code>movq \$100, %r8</code>				F	D	E	M	W		
<code>addq %r12, %r8</code>					F	D	E	M	W	

normal pipeline: two options for `%r8?`

choose the one from *earliest stage*

because it's from the most recent instruction

read-after-write examples (1)


out-of-order execution:

`addq` %r8 from earliest stage might be from *delayed instruction*
can't use same forwarding logic

`movq %r10, (%rax)`

`movq $100, %r8`

`addq %r12, %r8`



register version tracking

goal: track *different versions of registers*

out-of-order execution: may compute versions at different times

only forward the *correct version*

strategy for doing this: preprocess instructions represent version info

makes forwarding, etc. lookup easier

rewriting hazard examples (1)

addq %r10, %r8	addq %r10, %r8 _{v1} → %r8 _{v2}
addq %r11, %r8	addq %r11, %r8 _{v2} → %r8 _{v3}
addq %r12, %r8	addq %r12, %r8 _{v3} → %r8 _{v4}

read different version than the one written

represent with three argument psuedo-instructions

forwarding a value? must match version *exactly*

for now: version numbers

later: something simpler to implement

write-after-write example

	cycle #	0	1	2	3	4	5	6	7	8		
addq %r10, %r8		F				D	E	M	W			
movq %r8, (%rax)		F							D	E	M	W
movq %r11, %r8		F	D	E	M	W						
movq %r8, 8(%rax)		F					D	E	M	W		
movq \$100, %r8		F	D	E	M	W						
addq %r13, %r8		F					D	E	M	W		

write-after-write example

	cycle #	0	1	2	3	4	5	6	7	8		
addq %r10, %r8		F				D	E	M	W			
movq %r8, (%rax)		F							D	E	M	W
movq %r11, %r8		F	D	E	M	W						
movq %r8, 8(%rax)		F					D	E	M	W		
movq \$100, %r8		F	D	E	M	W						
addq %r13, %r8		F					D	E	M	W		

out-of-order execution:

if we don't do something, newest value could be overwritten!

write-after-write example

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F				D	E	M	W	
movq %r8, (%rax)		F							D	E M W
movq %r11, %r8			F	D	E	M	W			
movq %r8, 8(%rax)			F					D	E M W	
movq \$100, %r8			F	D	E	M	W			
addq %r13, %r8		F						D	E M W	

multiple instructions that haven't been started
could need *different versions* of %r8!

write-after-write example

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F				D	E	M	W	
movq %r8, (%rax)		F						D	E	M W
movq %r11, %r8			F	D	E	M	W			
movq %r8, 8(%rax)			F				D	E	M	W
movq \$100, %r8			F	D	E	M	W			
addq %r13, %r8		F					D	E	M	W

keeping multiple versions

for write-after-write problem: need to keep copies of multiple versions

both the new version and the old version needed by delayed instructions

for read-after-write problem: need to distinguish different versions

solution: *have lots of extra registers*

...and assign each version a new 'real' register

called *register renaming*

register renaming


rename *architectural registers* to *physical registers*

different physical register for each version of architectural


track which physical registers are ready

compare physical register numbers to do forwarding

an OOO pipeline




an OOO pipeline



branch prediction needs to happen before instructions decoded
done with cache-like tables of information about recent branches


an OOO pipeline



register renaming done here


stage needs to keep mapping from architectural to physical names

an OOO pipeline




'dispatch' instructions: add to instruction queue
prepare reorder buffer entries for any squashing

an OOO pipeline




instruction queue holds pending renamed instructions
combined with register-ready info to *issue* instructions
(issue = start executing)

an OOO pipeline




read from much larger register file and handle forwarding
register file: typically read 6+ registers at a time
(extra wires for forwarding not shown)

an OOO pipeline



many *execution units* actually do math or memory load/store
some may have multiple pipeline stages
some may take variable time (data cache, integer divide, ...)


an OOO pipeline



writeback results to physical registers


register file: typically support writing 3+ registers at a time

an OOO pipeline



new commit (sometimes *retire*) stage finalizes instruction
figures out when physical registers can be reused again

an OOO pipeline



commit stage also handles branch misprediction

reorder buffer tracks enough information to undo mispredicted instrs.
also used to undo instructions after segfault, etc.

an OOO pipeline diagram

	cycle #	0	1	2	3	4	5	6	7	8	9	10	11
addq %r01, %r05		F	D	R	I	E	W	C					
addq %r02, %r05		F	D	R		I	E	W	C				
addq %r03, %r04		F	D	R	I	E	W	C					
cmpq %r04, %r08		F	D	R		I	E	W	C				
jne ...		F	D	R		I	E	W	C				
addq %r01, %r05		F	D	R	I	E	W		C				
addq %r02, %r05		F	D	R	I	E	W		C				
addq %r03, %r04		F	D	R		I	E	W	C				
cmpq %r04, %r08		F	D	R		I	E	W	C				

an OOO pipeline diagram

	cycle #	0	1	2	3	4	5	6	7	8	9	10	11
addq %r01, %r05		F	D	R	I	E	W	C					
addq %r02, %r05		F	D	R		I	E	W	C				
addq %r03, %r04		F	D	R									
cmpq %r04, %r08		F	D	R									
jne ...		F	D										
addq %r01, %r05		F	D	R	I	E	W		C				
addq %r02, %r05		F	D	R	I	E	W		C				
addq %r03, %r04		F	D	R		I	E	W	C				
cmpq %r04, %r08		F	D	R			I	E	W	C			

fetch instructions in order,
several per cycle
unless instruction queue full

an OOO pipeline diagram

	cycle #	0	1	2	3	4	5	6	7	8	9	10	11
addq %r01, %r05		F	D	R	I	E	W	C					
addq %r02, %r05		F	D	R	I	E	W	C					
addq %r03, %r04		F	D	R	I	E							
cmpq %r04, %r08		F	D	R		I							
jne ...		F	D	R									
addq %r01, %r05		F	D	R	I	E	W		C				
addq %r02, %r05		F	D	R	I	E	W		C				
addq %r03, %r04		F	D	R		I	E	W	C				
cmpq %r04, %r08		F	D	R			I	E	W	C			

issue instructions


(to “execution units”)

when operands ready

an 000 pipeline diagram

	cycle #	0	1	2	3	4	5	6	7	8	9	10	11
addq %r01, %r05		F	D	R	I	E	W	C					
addq %r02, %r05		F	D	R		I	E	W	C				
addq %r03, %r04		F	D	R	T	E	W	C					
cmpq %r04	commit instructions in order waiting until next complete					I	E	W	C				
jne ...		F	D	R		I	E	W	C				
addq %r01, %r05		F	D	R	I	E	W		C				
addq %r02, %r05		F	D	R	I	E	W		C				
addq %r03, %r04		F	D	R		I	E	W	C				
cmpq %r04, %r08		F	D	R		I	E	W	C				

an OOO pipeline



register renaming

rename *architectural registers* to *physical registers*

architectural = part of instruction set architecture

different name for each version of architectural register

register renaming state

original	renamed
add %r10, %r8 ...	
add %r11, %r8 ...	
add %r12, %r8 ...	

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming state

original	renamed
add %r10, %r8 ...	table for architectural (external)
add %r11, %r8 ...	and physical (internal) name
add %r12, %r8 ...	(for next instr. to process)

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming state

original	renamed
add %r10, %r8 ...	
add %r11, %r8 ...	
add %r12, %r8 ...	

list of available physical registers
added to as instructions finish

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming example (1)

original

```
add %r10, %r8
add %r11, %r8
add %r12, %r8
```

renamed

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming example (1)

original	renamed
add %r10, %r8	add %x19, %x13 → %x18
add %r11, %r8	
add %r12, %r8	

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming example (1)

original	renamed
add %r10, %r8	add %x19, %x13 → %x18
add %r11, %r8	add %x07, %x18 → %x20
add %r12, %r8	

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18 %x20
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming example (1)

original	renamed
add %r10, %r8	add %x19, %x13 → %x18
add %r11, %r8	add %x07, %x18 → %x20
add %r12, %r8	add %x05, %x20 → %x21

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18 %x20 %x21
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming example (1)

original	renamed
add %r10, %r8	add %x19, %x13 → %x18
add %r11, %r8	add %x07, %x18 → %x20
add %r12, %r8	add %x05, %x20 → %x21

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x18
%r10	%x20
%r11	%x21
%r12	
...	...

free reg list

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original

```
addq %r10, %r8  
movq %r8, (%rax)  
subq %r8, %r11  
movq 8(%r11), %r11  
movq $100, %r8  
addq %r11, %r8
```

renamed

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original

```
addq %r10, %r8  
movq %r8, (%rax)  
subq %r8, %r11  
movq 8(%r11), %r11  
movq $100, %r8  
addq %r11, %r8
```

renamed

```
addq %x19, %x13 → %x18
```

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original

```
addq %r10, %r8  
movq %r8, (%rax)  
subq %r8, %r11  
movq 8(%r11), %r11  
movq $100, %r8  
addq %r11, %r8
```

renamed

```
addq %x19, %x13 → %x18  
movq %x18, (%x04) → (memory)
```

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original

```
addq %r10, %r8  
movq %r8, (%rax)  
subq %r8, %r11  
movq 8(%r11), %r11  
movq $100, %r8  
addq %r11, %r8
```

renamed

```
addq %x19, %x13 → %x18  
movq %x18, (%x04) → (memory)
```

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07
%r12	%x05

could be that $\%rax = 8 + \%r11$
could load before value written!
possible data hazard!

not handled via register renaming
option 1: run load+stores in order
option 2: compare load/store addresses

%x21
%x23
%x24
...

register renaming example (2)

original

```
addq %r10, %r8  
movq %r8, (%rax)  
subq %r8, %r11  
movq 8(%r11), %r11  
movq $100, %r8  
addq %r11, %r8
```

renamed

```
addq %x19, %x13 → %x18  
movq %x18, (%x04) → (memory)  
subq %x18, %x07 → %x20
```

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07 %x20
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original

```
addq %r10, %r8  
movq %r8, (%rax)  
subq %r8, %r11  
movq 8(%r11), %r11  
movq $100, %r8  
addq %r11, %r8
```

renamed

```
addq %x19, %x13 → %x18  
movq %x18, (%x04) → (memory)  
subq %x18, %x07 → %x20  
movq 8(%x20), (memory) → %x21
```

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18
%r9	%x17
%r10	%x19
%r11	%x07 %x20 %x21
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original	renamed
addq %r10, %r8	addq %x19, %x13 → %x18
movq %r8, (%rax)	movq %x18, (%x04) → (memory)
subq %r8, %r11	subq %x18, %x07 → %x20
movq 8(%r11), %r11	movq 8(%x20), (memory) → %x21
movq \$100, %r8	movq \$100 → %x23
addq %r11, %r8	

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18 %x23
%r9	%x17
%r10	%x19
%r11	%x07 %x20 %x21
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming example (2)

original	renamed
addq %r10, %r8	addq %x19, %x13 → %x18
movq %r8, (%rax)	movq %x18, (%x04) → (memory)
subq %r8, %r11	subq %x18, %x07 → %x20
movq 8(%r11), %r11	movq 8(%x20), (memory) → %x21
movq \$100, %r8	movq \$100 → %x23
addq %r11, %r8	addq %x21, %x23 → %x24

arch → phys register map

%rax	%x04
%rcx	%x09
...	...
%r8	%x13 %x18 %x23 %x24
%r9	%x17
%r10	%x19
%r11	%x07 %x20 %x21
%r12	%x05

free
regs

%x18
%x20
%x21
%x23
%x24
...

register renaming exercise

original

addq %r8, %r9
movq \$100, %r10
subq %r10, %r8
xorq %r8, %r9
andq %rax, %r9

arch → phys


renamed

%rax	%x04
%rcx	%x09
...	...
%r8	%x13
%r9	%x17
%r10	%x19
%r11	%x29
%r12	%x05
%r13	%x02
...	...

free
regs

%x18
%x20
%x21
%x23
%x24
...

an 000 pipeline



instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	<code>addq %x01, %x05 → %x06</code>
2	<code>addq %x02, %x06 → %x07</code>
3	<code>addq %x03, %x07 → %x08</code>
4	<code>cmpq %x04, %x08 → %x09.cc</code>
5	<code>jne %x09.cc, ...</code>
6	<code>addq %x01, %x08 → %x10</code>
7	<code>addq %x02, %x10 → %x11</code>
8	<code>addq %x03, %x11 → %x12</code>
9	<code>cmpq %x04, %x12 → %x13.cc</code>
...	...

execution unit

ALU 1

ALU 2

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

...

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	<code>addq %x01, %x05 → %x06</code>
2	<code>addq %x02, %x06 → %x07</code>
3	<code>addq %x03, %x07 → %x08</code>
4	<code>cmpq %x04, %x08 → %x09.cc</code>
5	<code>jne %x09.cc, ...</code>
6	<code>addq %x01, %x08 → %x10</code>
7	<code>addq %x02, %x10 → %x11</code>
8	<code>addq %x03, %x11 → %x12</code>
9	<code>cmpq %x04, %x12 → %x13.cc</code>
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit cycle# 1

ALU 1 **1**

ALU 2

...

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	<code>addq %x01, %x05 → %x06</code>
2	<code>addq %x02, %x06 → %x07</code>
3	<code>addq %x03, %x07 → %x08</code>
4	<code>cmpq %x04, %x08 → %x09.cc</code>
5	<code>jne %x09.cc, ...</code>
6	<code>addq %x01, %x08 → %x10</code>
7	<code>addq %x02, %x10 → %x11</code>
8	<code>addq %x03, %x11 → %x12</code>
9	<code>cmpq %x04, %x12 → %x13.cc</code>
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit cycle# 1

ALU 1 1

ALU 2

...

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	<code>addq %x01, %x05 → %x06</code>
2	<code>addq %x02, %x06 → %x07</code>
3	<code>addq %x03, %x07 → %x08</code>
4	<code>cmpq %x04, %x08 → %x09.cc</code>
5	<code>jne %x09.cc, ...</code>
6	<code>addq %x01, %x08 → %x10</code>
7	<code>addq %x02, %x10 → %x11</code>
8	<code>addq %x03, %x11 → %x12</code>
9	<code>cmpq %x04, %x12 → %x13.cc</code>
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending <i>ready</i>
%x07	pending
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

execution unit cycle# 1

ALU 1	1
ALU 2	—

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	...
ALU 1		1	2	
ALU 2		—	—	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	...
ALU 1		1	2	3	
ALU 2		—	—	—	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	...
ALU 1		1	2	3	
ALU 2		—	—	—	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

reg	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	...
ALU 1		1	2	3	4	
ALU 2		—	—	—	6	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	...
ALU 1		1	2	3	4	
ALU 2		—	—	—	6	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	...
ALU 1		1	2	3	4	5	
ALU 2		—	—	—	6	7	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 → %x06
2	addq %x02, %x06 → %x07
3	addq %x03, %x07 → %x08
4	cmpq %x04, %x08 → %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 → %x10
7	addq %x02, %x10 → %x11
8	addq %x03, %x11 → %x12
9	cmpq %x04, %x12 → %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	6	...
ALU 1		1	2	3	4	5	6	8
ALU 2		—	—	—	6	7	—	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 -> %x06
2	addq %x02, %x06 -> %x07
3	addq %x03, %x07 -> %x08
4	cmpq %x04, %x08 -> %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 -> %x10
7	addq %x02, %x10 -> %x11
8	addq %x03, %x11 -> %x12
9	cmpq %x04, %x12 -> %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	6	7	...
ALU 1		1	2	3	4	5	8	9	
ALU 2		—	—	—	6	7	—	...	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	addq %x01, %x05 -> %x06
2	addq %x02, %x06 -> %x07
3	addq %x03, %x07 -> %x08
4	cmpq %x04, %x08 -> %x09.cc
5	jne %x09.cc, ...
6	addq %x01, %x08 -> %x10
7	addq %x02, %x10 -> %x11
8	addq %x03, %x11 -> %x12
9	cmpq %x04, %x12 -> %x13.cc
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	pending ready
%x08	pending ready
%x09	pending ready
%x10	pending ready
%x11	pending ready
%x12	pending ready
%x13	pending <i>ready</i>
...	...

<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	6	7	...
ALU 1		1	2	3	4	5	8	9	
ALU 2		—	—	—	6	7	—	...	

instruction queue and dispatch

instruction queue

#	<i>instruction</i>
1	<code>movq (%x04) → %x06</code>
2	<code>movq (%x05) → %x07</code>
3	<code>addq %x01, %x02 → %x08</code>
4	<code>addq %x01, %x06 → %x09</code>
5	<code>addq %x01, %x07 → %x10</code>
...	...

scoreboard

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	ready
%x04	ready
%x05	ready
%x06	
%x07	
%x08	
%x09	
%x10	
...	...


execution unit cycle# 1 2 3 4 5 6 7 ...

ALU

data cache

assume

an OOO pipeline




execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)




execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



exercise: how long to compute $A \times (B \times (C \times D))$?


execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



exercise: how long to compute $A \times (B \times (C \times D))$?

3×3 cycles + any time to forward values


no parallelism!

execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

execution unit

ALU 1 (add, cmp, jxx)

ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

execution unit

ALU 1 (add, cmp, jxx)

ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	<code>add %x01, %x02 → %x03</code>
2	<code>imul %x04, %x05 → %x06</code>
3	<code>imul %x03, %x07 → %x08</code>
4	<code>cmp %x03, %x08 → %x09.cc</code>
5	<code>jle %x09.cc, ...</code>
6	<code>add %x01, %x03 → %x11</code>
7	<code>imul %x04, %x06 → %x12</code>
8	<code>imul %x03, %x08 → %x13</code>
9	<code>cmp %x11, %x13 → %x14.cc</code>
10	<code>jle %x14.cc, ...</code>
...	...

execution unit **cycle# 1**

ALU 1 (add, cmp, jxx)	1
ALU 2 (add, cmp, jxx)	—
ALU 3 (mul) start	2
ALU 3 (mul) end	2

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2
ALU 1 (add, cmp, jxx)		1	6	
ALU 2 (add, cmp, jxx)		-	-	
ALU 3 (mul) start		2	3	
ALU 3 (mul) end		2	3	

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending <i>ready</i>
%x04	ready
%x05	ready
%x06	pending (<i>still</i>)
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

execution unit cycle# 1 2 3

ALU 1 (add, cmp, jxx) 1 6 —

ALU 2 (add, cmp, jxx) — — —

ALU 3 (mul) start 2 3 7

ALU 3 (mul) end 2 3 7

reg	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending (still)
%x09	pending
%x10	pending
%x11	pending ready
%x12	pending
%x13	pending
%x14	pending
...	...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4
ALU 1 (add, cmp, jxx)			1	6	-	4
ALU 2 (add, cmp, jxx)			-	-	-	-
ALU 3 (mul) start			2	3	7	8
ALU 3 (mul) end			2	3	7	8

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending (still)
%x13	pending
%x14	pending
...	...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	<i>imul %x03, %x08 → %x13</i>
9	<i>cmp %x11, %x13 → %x14.cc</i>
10	<i>jle %x14.cc, ...</i>
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5
ALU 1 (add, cmp, jxx)			1	6	—	4	5
ALU 2 (add, cmp, jxx)			—	—	—	—	—
ALU 3 (mul) start			2	3	7	8	—
ALU 3 (mul) end			2	3	7	8	

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	<i>pending ready</i>
%x04	ready
%x05	ready
%x06	<i>pending ready</i>
%x07	ready
%x08	<i>pending ready</i>
%x09	<i>pending ready</i>
%x10	pending
%x11	<i>pending ready</i>
%x12	<i>pending ready</i>
%x13	<i>pending (still)</i>
%x14	pending
...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	add %x01, %x02 → %x03
2	imul %x04, %x05 → %x06
3	imul %x03, %x07 → %x08
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	add %x01, %x03 → %x11
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5
ALU 1 (add, cmp, jxx)			1	6	—	4	5
ALU 2 (add, cmp, jxx)			—	—	—	—	—
ALU 3 (mul) start			2	3	7	8	—
ALU 3 (mul) end			2	3	7	8	

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending
...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1<	add %x01, %x02 → %x03
2<	imul %x04, %x05 → %x06
3<	imul %x03, %x07 → %x08
4<	cmp %x03, %x08 → %x09.cc
5<	jle %x09.cc, ...
6<	add %x01, %x03 → %x11
7<	imul %x04, %x06 → %x12
8<	imul %x03, %x08 → %x13
9<	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	6	7	8
ALU 1 (add, cmp, jxx)			1	6	—	4	5	6	—	9
ALU 2 (add, cmp, jxx)			—	—	—	—	—	—	—	—
ALU 3 (mul) start			2	3	7	8	—	—	—	—
ALU 3 (mul) end			2	3	7	8	—	—	—	—

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending ready
...	...

instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1X	add %x01, %x02 → %x03
2X	imul %x04, %x05 → %x06
3X	imul %x03, %x07 → %x08
4X	cmp %x03, %x08 → %x09.cc
5X	jle %x09.cc, ...
6X	add %x01, %x03 → %x11
7X	imul %x04, %x06 → %x12
8X	imul %x03, %x08 → %x13
9X	cmp %x11, %x13 → %x14.cc
10X	jle %x14.cc, ...
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	6	7	...
ALU 1 (add, cmp, jxx)			1	6	—	4	5	9	10	
ALU 2 (add, cmp, jxx)			—	—	—	—	—	—	—	
ALU 3 (mul) start			2	3	7	8	—	—	—	
ALU 3 (mul) end			2	3	7	8	—	—	—	

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending ready
6	7
...	...

register renaming: missing pieces



what about “hidden” inputs like %rsp, condition codes?

one solution: translate to instructions with additional register parameters

making %rsp explicit parameter

turning hidden condition codes into operands!

bonus: can also translate complex instructions to simpler ones



OOO limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones
programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined CPU)

OOO limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones

programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined CPU)

some performance examples

example1:

```
    movq $100000000000, %rax  
loop1:  
    addq %rbx, %rcx  
    decq %rax  
    jge loop1  
    ret
```

example2:

```
    movq $100000000000, %rax  
loop2:  
    addq %rbx, %rcx  
    addq %r8, %r9  
    decq %rax  
    jge loop2  
    ret
```

about 30B instructions

my desktop: approx 2.65 sec

about 40B instructions

my desktop: approx 2.65 sec

some performance examples

example1:

```
    movq $100000000000, %rax  
loop1:  
    addq %rbx, %rcx  
    decq %rax  
    jge loop1  
    ret
```

example2:

```
    movq $100000000000, %rax  
loop2:  
    addq %rbx, %rcx  
    addq %r8, %r9  
    decq %rax  
    jge loop2  
    ret
```

about 30B instructions

my desktop: approx *2.65 sec*

about 40B instructions

my desktop: approx *2.65 sec*