




Kevin Skadron

64 KB direct-mapped cache w/ 32-bit VA

64 B blocks



$$\frac{64\text{ KB}}{64\text{ B}} = 1\text{ Krows} = 10\text{ bits}$$



# adding associativity


$$A[J] = B[J] + C[J]$$

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value
0	0		<del>00011111 CTD</del>
1	0		

valid	tag	value
0		

multiple places to put values with same index  
avoid conflict misses




# adding associativity

2-way set associative, 2 byte blocks, 2 sets


index	valid	tag	value	valid	tag	value
0	0		set 0	0		
1	0		set 1	0		

# adding associativity

2-way set associative, 2 byte blocks, 2 sets



# adding associativity



2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value
0	0		
1	0		

valid	tag	value
0		B0   B1
0		

$m = 8$  bit addresses

$S = 2 = 2^s$  sets

$s = 1$  (set) index bits

$B = 2 = 2^b$  byte block size

$b = 1$  (block) offset bits

$t = m - (s + b) = 6$  tag bits

# adding associativity

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value
0	0 (1)	0000000	mem[0x00] mem[0x01]
1	0		

valid	tag	value
0		
0		

address (hex)	result
00000000 (00)	miss
00000001 (01)	
01100011 (63)	
01100001 (61)	
01100010 (62)	
00000000 (00)	
01100100 (64)	

# adding associativity

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value
0	1	0000000	mem [0x00] mem [0x01]
1	0	cccccc	

valid	tag	value
0		
0		

address (hex)	result
00000000 (00)	miss
00000001 (01)	hit
01100011 (63)	
01100001 (61)	
01100010 (62)	
00000000 (00)	
01100100 (64)	

# adding associativity

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value	valid	tag	value
0	1	0000000	mem [0x00] mem [0x01]	0		
1	1	0110000	mem [0x62] mem [0x63]	0		

address (hex)	result
00000000 (00)	miss
00000001 (01)	hit
01100011 (63)	miss
01100001 (61)	
01100010 (62)	
00000000 (00)	
01100100 (64)	




$$\begin{array}{l} 01100011 = 0x63 \\ \quad \quad \quad 1 \quad = 0x62 \\ 100 \end{array}$$

# adding associativity

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value
0	1	0000000	mem[0x00] mem[0x01]
1	1	0110000	mem[0x62] mem[0x63]

address (hex)	result
00000000 (00)	miss
00000001 (01)	hit
01100011 (63)	miss
01100001 (61)	miss
01100010 (62)	
00000000 (00)	
01100100 (64)	



assoc.

L1: 32 ~ 64 KB

L2: 256 - 512 KB

L3: 8 - 32 MB

1 ~ 2 cycles

6 - 10 cycles

20+ cycles

64B blocks

# adding associativity

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value
0	1	0000000	mem[0x00] mem[0x01]
1	1	0110000	mem[0x62] mem[0x63]

valid	tag	value
1	0110000	mem[0x60] mem[0x61]
0		

address (hex)	result
00000000 (00)	miss
00000001 (01)	hit
01100011 (63)	miss
01100001 (61)	miss
01100010 (62)	hit
00000000 (00)	
01100100 (64)	

# adding associativity

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value
0	1	0000000	mem[0x00] mem[0x01]
1	1	0110000	mem[0x62] mem[0x63]

valid	tag	value
1	0110000	mem[0x60] mem[0x61]
0		

address (hex)	result
00000000 (00)	miss
00000001 (01)	hit
01100011 (63)	miss
01100001 (61)	miss
01100010 (62)	hit
00000000 (00)	hit
01100100 (64)	

# adding associativity

2-way set associative, 2 byte blocks, 2 sets

index	valid	tag	value	valid	tag	value
0	1	0000000	mem[0x00] mem[0x01]	1	0110000	mem[0x60] mem[0x61]
1	1	0110000	mem[0x62] mem[0x63]	0		

address (hex)	result
00000000 (00)	miss
00000001 (01)	hit
01100011 (63)	miss
01100001 (61)	miss
01100010 (62)	hit
00000000 (00)	hit
01100100 (64)	miss

needs to replace block in set 0!

# adding associativity

2-way set associative, 2 byte blocks, 2 sets


index	valid	tag	value
0	1	0000000	mem[0x00] mem[0x01]
1	1	0110000	mem[0x62] mem[0x63]

valid	tag	value
1	0110000	mem[0x60] mem[0x61]
0		


LRU

address (hex)	result
00000000 (00)	miss
00000001 (01)	hit
01100011 (63)	miss
01100001 (61)	miss
01100010 (62)	hit
00000000 (00)	hit
01100100 (64)	miss


# cache operation (associative)



# cache operation (associative)



# cache operation (associative)



# associative lookup possibilities

none of the blocks for the index are valid

none of the valid blocks for the index match the tag  
something else is stored there

one of the blocks for the index is valid and matches the tag


# handling writes

what about writing to the cache?

two decision points:

if the value is not in cache, do we add it?

if yes: need to load rest of block



if no: missing out on locality?

if value is in cache, when do we update next level?

if immediately: extra writing

if later: need to remember to do so

# allocate on write?

processor writes **less than whole** cache block

block not yet in cache

two options:

## write-allocate


fetch rest of cache block, replace written part  
(then follow write-through or write-back policy)

## write-no-allocate

don't use cache at all (send write to memory *instead*)  
guess: not read soon?


# write-through v. write-back

## option 1: write-through




# write-through v. write-back

## option 1: write-through




# write-through v. write-back

## option 2: write-back




# write-through v. write-back

## option 2: write-back



# write-through v. write-back



# writeback policy

changed value!

2-way set associative, 4 byte blocks, 2 sets

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	1	011000	mem[0x60]* mem[0x61]*	1	1
1	1	011000	mem[0x62] mem[0x63]	0	0				0

1 = dirty (different than memory)  
needs to be written if evicted

# write-allocate + write-back

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	1	011000	mem[0x60]* mem[0x61]*	1	1
1	1	011000	mem[0x62] mem[0x63]	0	0				0

writing 0xFF into address 0x04?  
index 0, tag 000001

0000 0100  
0000 01

# write-allocate + write-back

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	1	011000	mem[0x60]* mem[0x61]*	1	1
1	1	011000	mem[0x62] mem[0x63]	0	0				0

writing 0xFF into address 0x04?

index 0, tag 000001

step 1: find least recently used block

# write-allocate + write-back

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	1	011000	mem[0x60]* mem[0x61]*	1	1
1	1	011000	mem[0x62] mem[0x63]	0	0				0

writing 0xFF into address 0x04?

index 0, tag 000001

step 1: find least recently used block

step 2: possibly writeback old block

# write-allocate + write-back

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	0
1	1	011000	mem[0x62] mem[0x63]	0	0

Diagram illustrating a 2-way set associative cache with LRU and write-back policies. The cache has two sets, each with two blocks. Set 0 contains block 0 (index 0) with tag 000000, value mem[0x00]/mem[0x01], and dirty bit 0. Set 0 also contains block 1 (index 1) with tag 011000, value mem[0x62]/mem[0x63], and dirty bit 0. Set 1 contains block 0 (index 0) with tag 000001, value 0xFF, and dirty bit 1. Block 0 in Set 1 is highlighted with a yellow box. The LRU column shows the current least recently used block for each set.

writing 0xFF into address 0x04?

index 0, tag 000001

step 1: find **least recently used** block

step 2: possibly writeback old block

step 3a: read in new block – to get mem[0x05]

step 3b: update LRU information

# write-no-allocate + write-back

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	1	011000	mem[0x60]* mem[0x61]*	1	1
1	1	011000	mem[0x62] mem[0x63]	0	0				0

writing 0xFF into address 0x04?

step 1: is it in cache yet?

step 2: no, just send it to memory

# exercise (1)

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	mem[0x40]* mem[0x41]*	1	0
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x32]* mem[0x33]*	1	1

for each of the following accesses, performed alone, would it require (a) reading a value from memory (or next level of cache) and (b) writing a value to the memory (or next level of cache)?

writing 1 byte to 0x33

reading 1 byte from 0x52

reading 1 byte from 0x50

# exercise (1, solution)

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	mem[0x40]* mem[0x41]*	1	0
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x32]* mem[0x33]*	1	1

writing 1 byte to 0x33: (set 1, offset 1) no read or write

0011 0011

reading 1 byte from 0x52:

reading 1 byte from 0x50:

# exercise (1, solution)

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	mem[0x40]* mem[0x41]*	1	0
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x32]* mem[0x33]*	1	10

writing 1 byte to 0x33: (set 1, offset 1) no read or write

reading 1 byte from 0x52:

reading 1 byte from 0x50:

# exercise (1, solution)

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	mem[0x40]* mem[0x41]*	1	0
1	1	011000	mem[0x62] mem[0x63]	0	1	001100	mem[0x32]* mem[0x33]*	1	1

writing 1 byte to 0x33: (set 1, offset 1) no read or write

reading 1 byte from 0x52: (set 1, offset 0) **write back** 0x32-0x33;  
**read** 0x52-0x53

reading 1 byte from 0x50:

# exercise (1, solution)

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	1	010000	mem[0x40]* mem[0x41]*	1	0
1	1	011000	mem[0x62] mem[0x63]	0	1	101000	mem[0x52] mem[0x53]	10	10

writing 1 byte to 0x33: (set 1, offset 1) no read or write

reading 1 byte from 0x52: (set 1, offset 0) **write** back 0x32-0x33;  
**read** 0x52-0x53

reading 1 byte from 0x50:

# exercise (1, solution)

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	LRU
0	1	001100	mem[0x30] mem[0x31]	0	0
1	1	011000	mem[0x62] mem[0x63]	0	1

writing 1 byte to 0x33: (set 1, offset 1) no read or write

reading 1 byte from 0x52: (set 1, offset 0) **write** back 0x32-0x33;  
**read** 0x52-0x53

reading 1 byte from 0x50: (set 0, offset 0) replace 0x30-0x31 (no  
write back); **read** 0x50-0x51

# exercise (1, solution)

2-way set associative, LRU, write-allocate, writeback

index	valid	tag	value	dirty	LRU
0	1	101000 mem[0x50] mem[0x51]		0	01
1	1	011000 mem[0x62] mem[0x63]		0	1

writing 1 byte to 0x33: (set 1, offset 1) no read or write

reading 1 byte from 0x52: (set 1, offset 0) **write** back 0x32-0x33;  
**read** 0x52-0x53

reading 1 byte from 0x50: (set 0, offset 0) replace 0x30-0x31 (no write back); **read** 0x50-0x51

# exercise (2)

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	1	010000	mem[0x40] mem[0x41]	0
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x32] mem[0x33]	1

for each of the following accesses, performed alone, would it require (a) reading a value from memory and (b) writing a value to the memory?

writing 1 byte to 0x33

reading 1 byte from 0x52

reading 1 byte from 0x50

# exercise (2, solution)

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	1	010000	mem[0x40] mem[0x41]	0
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x32] mem[0x33]	1

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33 modification

reading 1 byte from 0x52:

reading 1 byte from 0x50:

# exercise (2, solution)

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	0
1	1	011000	mem[0x62] mem[0x63]	10

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33 modification

reading 1 byte from 0x52:

reading 1 byte from 0x50:

# exercise (2, solution)

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	1	010000	mem[0x40] mem[0x41]	0
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x32] mem[0x33]	1

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33 modification

reading 1 byte from 0x52: (set 1, offset 0) replace 0x32-0x33; **read 0x52-0x53**

reading 1 byte from 0x50:

# exercise (2, solution)

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	0
1	1	011000	mem[0x62] mem[0x63]	10

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33 modification

reading 1 byte from 0x52: (set 1, offset 0) replace 0x32-0x33; read 0x52-0x53

reading 1 byte from 0x50:

# exercise (2, solution)

2-way set associative, LRU, write-no-allocate, write-through

index	valid	tag	value	valid	tag	value	LRU
0	1	001100	mem[0x30] mem[0x31]	1	010000	mem[0x40] mem[0x41]	0
1	1	011000	mem[0x62] mem[0x63]	1	001100	mem[0x32] mem[0x33]	1

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33  
modification

reading 1 byte from 0x52: (set 1, offset 0) replace 0x32-0x33; **read**  
0x52-0x53

**reading 1 byte from 0x50:** (set 0, offset 0) replace 0x30-0x31; **read**  
0x50-0x51

# exercise (2, solution)

2-way set associative, LRU, write-no-allocate, write-through


index	valid	tag	value	LRU
0	1	101000 mem[0x50] mem[0x51]		01
1	1	011000 mem[0x62] mem[0x63]	001100 mem[0x32] mem[0x33]	1

writing 1 byte to 0x33: (set 1, offset 1) write-through 0x33 modification

reading 1 byte from 0x52: (set 1, offset 0) replace 0x32-0x33; **read** 0x52-0x53

**reading 1 byte from 0x50:** (set 0, offset 0) replace 0x30-0x31; **read** 0x50-0x51

# fast writes



write appears to complete immediately when placed in buffer  
memory can be much slower

# cache miss types

4 C's

common to categorize misses:

roughly “cause” of miss assuming cache block size fixed

*compulsory* (or *cold*) — first time accessing something

adding more sets or blocks/set wouldn't change

*conflict* — sets aren't big/flexible enough

a fully-associative (1-set) cache of the same size would have done better

*capacity* — cache was not big enough


*coherence* — from sync'ing cache with other caches

only issue with multiple cores

# making any cache look bad

1. access enough blocks, to fill the cache
2. access an additional block, replacing something
3. access last block replaced
4. access last block replaced
5. access last block replaced
- ...

but — typical real programs have **locality**



# cache optimizations

(assuming typical locality + keeping cache size constant if possible...)

	miss rate	hit time	miss penalty
increase cache size	better	worse	—
increase associativity	better	worse	worse?
increase block size	depends	worse	worse
add secondary cache	—	—	better
write-allocate	better	—	?
writeback	—	—	?
LRU replacement	better	?	worse?
prefetching	better	—	—

prefetching = guess what program will use, access in advance


$$\text{average time} = \text{hit time} + \text{miss rate} \times \text{miss penalty}$$

# cache optimizations by miss type


(assuming other listed parameters remain constant)

	capacity	conflict	compulsory
increase cache size	fewer misses	fewer misses	—
increase associativity	—	fewer misses	—
increase block size	more misses?	more misses?	fewer misses
LRU replacement	—	fewer misses	—
prefetching	—	—	fewer misses

## another view



# two-level page table lookup



## cache accesses and multi-level PTs


four-level page tables — five cache accesses per program memory access

L1 cache hits — typically a couple cycles each?

so add 8 cycles to each program memory access?

not acceptable

# program memory active sets



0xFFFF FFFF FFFF FFFF

0xFFFF 8000 0000 0000

0x7F...

small areas of memory active at a time  
one or two pages in each area?

0x0000 0000 0040 0000

# page table entries and locality

page table entries have excellent temporal locality

typically one or two pages of the stack active

typically one or two pages of code active

typically one or two pages of heap/globals active

each page contains whole functions, arrays, stack frames, etc.

# page table entries and locality

page table entries have excellent temporal locality

typically one or two pages of the stack active

typically one or two pages of code active

typically one or two pages of heap/globals active

each page contains whole functions, arrays, stack frames, etc.

needed page table entries are very small

# page table entry cache

called a **TLB** (translation lookaside buffer)

very small cache of page table entries

L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	one page table entry per block
usually thousands of blocks	usually tens of entries

# page table entry cache

called a **TLB** (translation lookaside buffer)

very small cache of page table entries

L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	one page table entry per block
usually thousands of blocks	usually tens of entries
only caches the page table lookup itself (generally) just entries from the last-level page tables	

# page table entry cache

called a **TLB** (translation lookaside buffer)

very small cache of page table entries

L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	<b>one page table entry per block</b>
usually thousands of blocks	usually tens of entries

not much spatial locality between page table entries  
(they're used for kilobytes of data already)  
(and if spatial locality, maybe use larger page size?)

# page table entry cache

called a **TLB** (translation lookaside buffer)

very small cache of page table entries

L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	one page table entry per block
usually thousands of blocks	<b>usually tens of entries</b>

few active page table entries at a time  
enables highly associative cache designs

# TLB and multi-level page tables


TLB caches **valid last-level page table entries**

doesn't matter which last-level page table

means TLB output can be used directly to form address

# TLB and two-level lookup

page table  
base register



# TLB and two-level lookup

page table  
base register

virtual address

TLB miss

0x10000

11 0101 01 00 1011 00 00 1101 1111

cause fault?

× PTE size

cause fault?

TLB

valid, etc?

+  
1st PTE addr.

valid, etc?

split PTE parts

phys page #

× page size

phys addr

+  
2nd PTE addr.

× PTE size

split PTE parts


1101 0011 11 00 1101 1111  
physical address

data or instruction cache


# TLB organization (2-way set associative)

VPN page offset


11100010110 (program address)



# TLB organization (2-way set associative)




# TLB organization (2-way set associative)




# TLB organization (2-way set associative)

VPN page offset

11100010110 (program address)



# TLB organization (2-way set associative)



# address splitting for TLBs (1)

my desktop:

4KB ( $2^{12}$  byte) pages; 48-bit virtual address

64-entry, 4-way L1 data TLB

TLB index bits?

TLB tag bits?

# address splitting for TLBs (1)

my desktop:

4KB ( $2^{12}$  byte) pages; 48-bit virtual address

64-entry, 4-way L1 data TLB

TLB index bits?

$$64/4 = 16 \text{ sets} — 4 \text{ bits}$$

TLB tag bits?

$$48 - 12 = 36 \text{ bit virtual page number} — 36 - 4 = 32 \text{ bit TLB tag}$$

# address splitting for TLBs (2)

my desktop:

4KB ( $2^{12}$  byte) pages; 48-bit virtual address

1536-entry ( $3 \cdot 2^9$ ), 12-way L2 TLB

TLB index bits?

TLB tag bits?

## address splitting for TLBs (2)

my desktop:

4KB ( $2^{12}$  byte) pages; 48-bit virtual address

1536-entry ( $3 \cdot 2^9$ ), 12-way L2 TLB

TLB index bits?

$$1536/12 = 128 \text{ sets} — 7 \text{ bits}$$

TLB tag bits?

$$48 - 12 = 36 \text{ bit virtual page number} — 36 - 7 = 29 \text{ bit TLB tag}$$

## exercise: TLB access pattern (setup)

4-entry, 2-way TLB, LRU replacement policy, initially empty

4096 byte pages

how many index bits?

TLB index of virtual address 0x12345?

# exercise: TLB access pattern

4-entry, 2-way TLB, LRU replacement policy, initially empty

4096 byte pages

type	virtual	physical
read	0x440030	0x554030
write	0x440034	0x554034
read	0xFFFFE008	0x556008
read	0xFFFFE000	0x556000
read	0xFFFFDFF8	0x5F8FF8
read	0x664080	0x5F9080
read	0x440038	0x554038
write	0xFFFFDFF0	0x5F8FF0

which are TLB hits? which are TLB misses? final contents of TLB?

# exercise: TLB access pattern

4-entry, 2-way TLB, LRU replacement policy, initially empty

4096 byte pages

VPNs of PTEs held in TLB					
type	virtual	physical	result	set 0	set 1
read	0x440030	0x554030	miss	0x440	
write	0x440034	0x554034	hit	0x440	
read	0xFFFFE008	0x556008	miss	0x440	
read	0xFFFFE000	0x556000	hit	0x440, 0xFFFFE	
read	0xFFFFDFF8	0x5F8FF8	miss	0x440, 0xFFFFE	0x7FFF
read	0x664080	0x5F9080	miss	0x664, 0xFFFFE	0x7FFF
read	0x440038	0x554038	miss	0x664, 0x440	0x7FFF
write	0xFFFFDFF0	0x5F8FF0	hit	0x664, 0x440	0x7FFF

which are TLB hits? which are TLB misses? final contents of TLB?

# exercise: TLB access pattern

4-entry, 2-way TLB, LRU replacement policy, initially empty

4096 byte pages

type	set idx	V	tag	physical page	write?	user?	...	LRU?
read	0	1	0x00220 ( $0x440 \gg 1$ )	0x554	1	1	...	no
write	0	1	0x00332 ( $0x00664 \gg 1$ )	0x5F9	1	1	...	yes
read	1	1	0x3FFF ( $0x7FFF \gg 1$ )	0x5F8	1	1	...	no
read	1	0	---	---	-	-	...	yes
read		0x440038	0x554038	miss	0x664, 0x440	0x7FFF		
write		0x7FFFDF0	0x5F8FF0	hit	0x664, 0x440	0x7FFF		

which are TLB hits? which are TLB misses? final contents of TLB?

# changing page tables

what happens to TLB when page table base pointer is changed?

e.g. context switch

most entries in TLB refer to things from **wrong process**

oops — read from the wrong process's stack?

# changing page tables

what happens to TLB when page table base pointer is changed?

e.g. context switch

most entries in TLB refer to things from **wrong process**

oops — read from the wrong process's stack?

option 1: **invalidate** all TLB entries

side effect on “change page table base register” instruction

# changing page tables

what happens to TLB when page table base pointer is changed?

e.g. context switch

most entries in TLB refer to things from **wrong process**

oops — read from the wrong process's stack?

option 1: **invalidate** all TLB entries

side effect on “change page table base register” instruction

option 2: TLB entries contain process ID

set by OS (special register)

checked by TLB in addition to TLB tag, valid bit

# editing page tables

what happens to TLB when OS changes a page table entry?

most common choice: has to be handled **in software**

# editing page tables

what happens to TLB when OS changes a page table entry?

most common choice: has to be handled **in software**

invalid to valid — nothing needed

- TLB doesn't contain invalid entries

- MMU will check memory again

valid to invalid — **OS needs to tell processor** to invalidate it

- special instruction (x86: `invlpg`)


valid to other valid — **OS needs to tell processor** to invalidate it

# backup slides

# inclusive versus exclusive


L2 inclusive of L1

everything in L1 cache duplicated in L2  
adding to L1 also adds to L2



L2 exclusive of L1


L2 contains different data than L1  
adding to L1 must remove from L2  
probably evicting from L1 adds to L2



# inclusive versus exclusive

L2 inclusive of L1

everything in L1 cache duplicated in L2  
adding to L1 also adds to L2



L2 exclusive of L1

L2 contains different data than L1  
adding to L1 must remove from L2  
probably evicting from L1 adds to L2

L2 cache  
inclusive policy:  
no extra work on eviction  
but duplicated data

L1 cache  
easier to explain when  
 $L_k$  shared by multiple  $L(k - 1)$  caches?

# inclusive versus exclusive

L2 inclusive of L1

everything in L1 cache duplicated in L2  
adding to L1 also adds to L2

L2 cache


exclusive policy:

avoid duplicated data

sometimes called *victim cache*

(contains cache eviction victims)

makes less sense with multicore




L2 exclusive of L1

L2 contains different data than L1  
adding to L1 must remove from L2  
probably evicting from L1 adds to L2

L2 cache

L1 cache



# Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$S = 2^s \quad \text{number of sets}$$

$$s \quad \text{(set) index bits}$$

$$B = 2^b \quad \text{block size}$$

$$b \quad \text{(block) offset bits}$$

$$m \quad \text{memory addresses bits}$$

$$t = m - (s + b) \quad \text{tag bits}$$

$$C = B \times S \quad \text{cache size (if direct-mapped)}$$

# Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$S = 2^s \quad \text{number of sets}$$

$$s \quad \text{(set) index bits}$$

$$B = 2^b \quad \text{block size}$$

$$b \quad \text{(block) offset bits}$$

$$m \quad \text{memory addresses bits}$$

$$t = m - (s + b) \quad \text{tag bits}$$

$$C = B \times S \quad \text{cache size (if direct-mapped)}$$