



# last time

buses and direct memory access

devices can access memory directly to free CPU time

out-of-order execution idea — do work as available

register renaming + extra physical registers

unique *physical* register rename for each version

each physical register only written once

opportunity to convert complex instr. to multiple simpler ones

instruction queue + issuing

track which physical registers have values ready

run instructions from queue if their inputs are ready

set of “execution units” that can accept instructions

## anonymous feedback (1)

"It is kind of late for this semester, but in the future it would be nice to know if an online submission has an autograder set up or if the submission will be graded manually at a later date (or if there will be an autograder, but it is not live at the current moment)...."

I want to be clearer re: automatic testing next semester, but...  
also am concerned about students not doing testing on their local  
machines  
(which seems important for actually debugging anything...)

## anonymous feedback (2)

"I am a little worried about the out-of-order HW in relation to the quiz we will have next week. On weeks where the quiz due on Tuesday and the HW due on Wednesday are on the same topic, I really find that the quiz helps me gauge my understanding of the HW material..."

most of what's covered on the OOO homework is from last week...  
considered making HW due later, but I don't think it would be good to  
be less forthcoming in final review/have homework due during finals  
period

# quiz Q1

movq (%r8), %r9	F D E1 E2 M W	1 2 3 4 5 6 7
subq \$128, %r9	F D D D E1 E2 M W	
jle foo	F F F D E1 E2 M W	
[mispredicted stuff]		
[mispredicted stuff]		v
addq %r9, %r10		F D E1 E2 M W

## quiz Q4D

say %r11 initially in %x11

renaming might look like (depending on free regs):

```
mov (%rax), %r9  
add %r9, %r10  
mov (%rbx), %r9  
add %r9, %r11  
mov (%rcx), %r9  
add %r9, %r12  
xor %r10, %r11
```

```
mov (%x??), %x20  
add %x20, %x11 -> %x21  
...  
...  
add %x??, %x21 -> %x24
```

## quiz Q5B

add %x10, %x19 -> %x20

sub %x20, %x21 -> %x22

xor %x18, %x22 -> %x24


imul %x18, %x18 -> %x25

to run xor, need to run sub to get %x22

to run sub, need to run add to get %x20

therefore, xor must be computed after sub

# an 000 pipeline




# execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)




# execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



exercise: how long to compute  $A \times (B \times (C \times D))$ ?


# execution units AKA functional units (1)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes pipelined:

(here: 1 op/cycle; 3 cycle latency)



exercise: how long to compute  $A \times (B \times (C \times D))$ ?

$3 \times 3$  cycles + any time to forward values


no parallelism!

# execution units AKA functional units (2)

where actual work of instruction is done

e.g. the actual ALU, or data cache

sometimes unpipelined:



# instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	<b>add</b> %x01, %x02 → %x03
2	<b>imul</b> %x04, %x05 → %x06
3	<b>imul</b> %x03, %x07 → %x08
4	<b>cmp</b> %x03, %x08 → %x09.cc
5	<b>jle</b> %x09.cc, ...
6	<b>add</b> %x01, %x03 → %x11
7	<b>imul</b> %x04, %x06 → %x12
8	<b>imul</b> %x03, %x08 → %x13
9	<b>cmp</b> %x11, %x13 → %x14.cc
10	<b>jle</b> %x14.cc, ...
...	...

execution unit

ALU 1 (add, cmp, jxx)

ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	...

# instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	<code>add %x01, %x02 → %x03</code>
2	<code>imul %x04, %x05 → %x06</code>
3	<code>imul %x03, %x07 → %x08</code>
4	<code>cmp %x03, %x08 → %x09.cc</code>
5	<code>jle %x09.cc, ...</code>
6	<code>add %x01, %x03 → %x11</code>
7	<code>imul %x04, %x06 → %x12</code>
8	<code>imul %x03, %x08 → %x13</code>
9	<code>cmp %x11, %x13 → %x14.cc</code>
10	<code>jle %x14.cc, ...</code>
...	...

execution unit

ALU 1 (add, cmp, jxx)

ALU 2 (add, cmp, jxx)

ALU 3 (mul) start

ALU 3 (mul) end

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	... ...

# instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	<code>add %x01, %x02 → %x03</code>
2	<code>imul %x04, %x05 → %x06</code>
3	<code>imul %x03, %x07 → %x08</code>
4	<code>cmp %x03, %x08 → %x09.cc</code>
5	<code>jle %x09.cc, ...</code>
6	<code>add %x01, %x03 → %x11</code>
7	<code>imul %x04, %x06 → %x12</code>
8	<code>imul %x03, %x08 → %x13</code>
9	<code>cmp %x11, %x13 → %x14.cc</code>
10	<code>jle %x14.cc, ...</code>
...	...

execution unit **cycle# 1**

ALU 1 (add, cmp, jxx)	<b>1</b>
ALU 2 (add, cmp, jxx)	—
ALU 3 (mul) start	<b>2</b>
ALU 3 (mul) end	<b>2</b>

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending
%x04	ready
%x05	ready
%x06	pending
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	... ...

# instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	<del>add %x01, %x02 → %x03</del>
2	<del>imul %x04, %x05 → %x06</del>
3	<b>imul %x03, %x07 → %x08</b>
4	<b>cmp %x03, %x08 → %x09.cc</b>
5	<b>jle %x09.cc, ...</b>
6	<b>add %x01, %x03 → %x11</b>
7	<b>imul %x04, %x06 → %x12</b>
8	<b>imul %x03, %x08 → %x13</b>
9	<b>cmp %x11, %x13 → %x14.cc</b>
10	<b>jle %x14.cc, ...</b>
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2
ALU 1 (add, cmp, jxx)		1	6	
ALU 2 (add, cmp, jxx)		-	-	
ALU 3 (mul) start		2	3	
ALU 3 (mul) end		2	3	

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	<b>pending ready</b>
%x04	ready
%x05	ready
%x06	<b>pending (still)</b>
%x07	ready
%x08	pending
%x09	pending
%x10	pending
%x11	pending
%x12	pending
%x13	pending
%x14	pending
...	...

# instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	<del>add %x01, %x02 → %x03</del>
2	<del>imul %x04, %x05 → %x06</del>
3	<del>imul %x03, %x07 → %x08</del>
4	cmp %x03, %x08 → %x09.cc
5	jle %x09.cc, ...
6	<del>add %x01, %x03 → %x11</del>
7	imul %x04, %x06 → %x12
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

execution unit    cycle# 1    2    3

ALU 1 (add, cmp, jxx)              1    6    —

ALU 2 (add, cmp, jxx)              —    —    —

ALU 3 (mul) start                  2    3    7

ALU 3 (mul) end                  2    3    7

reg	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending (still)
%x09	pending
%x10	pending
%x11	pending ready
%x12	pending
%x13	pending
%x14	pending
...	...

# instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	<del>add %x01, %x02 → %x03</del>
2	<del>imul %x04, %x05 → %x06</del>
3	<del>imul %x03, %x07 → %x08</del>
4	<del>cmp %x03, %x08 → %x09.cc</del>
5	jle %x09.cc, ...
6	<del>add %x01, %x03 → %x11</del>
7	<del>imul %x04, %x06 → %x12</del>
8	imul %x03, %x08 → %x13
9	cmp %x11, %x13 → %x14.cc
10	jle %x14.cc, ...
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4
ALU 1 (add, cmp, jxx)			1	6	-	4
ALU 2 (add, cmp, jxx)			-	-	-	-
ALU 3 (mul) start			2	3	7	8
ALU 3 (mul) end			2	3	7	8

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending (still)
%x13	pending
%x14	pending
...	...

# instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1	<del>add %x01, %x02 → %x03</del>
2	<del>imul %x04, %x05 → %x06</del>
3	<del>imul %x03, %x07 → %x08</del>
4	<del>cmp %x03, %x08 → %x09.cc</del>
5	<del>jle %x09.cc, ...</del>
6	<del>add %x01, %x03 → %x11</del>
7	<del>imul %x04, %x06 → %x12</del>
8	<i>imul %x03, %x08 → %x13</i>
9	<i>cmp %x11, %x13 → %x14.cc</i>
10	<i>jle %x14.cc, ...</i>
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5
ALU 1 (add, cmp, jxx)			1	6	—	4	5
ALU 2 (add, cmp, jxx)			—	—	—	—	—
ALU 3 (mul) start			2	3	7	8	—
ALU 3 (mul) end			2	3	7	8	

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	<i>pending ready</i>
%x04	ready
%x05	ready
%x06	<i>pending ready</i>
%x07	ready
%x08	<i>pending ready</i>
%x09	<i>pending ready</i>
%x10	pending
%x11	<i>pending ready</i>
%x12	<i>pending ready</i>
%x13	<i>pending (still)</i>
%x14	pending
...	... ...

# instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1<	<del>add %x01, %x02 → %x03</del>
2<	<del>imul %x04, %x05 → %x06</del>
3<	<del>imul %x03, %x07 → %x08</del>
4<	<del>cmp %x03, %x08 → %x09.cc</del>
5<	<del>jle %x09.cc, ...</del>
6<	<del>add %x01, %x03 → %x11</del>
7<	<del>imul %x04, %x06 → %x12</del>
8<	<del>imul %x03, %x08 → %x13</del>
9	<b>cmp %x11, %x13 → %x14.cc</b>
10	<b>jle %x14.cc, ...</b>
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5
ALU 1 (add, cmp, jxx)			1	6	—	4	5
ALU 2 (add, cmp, jxx)			—	—	—	—	—
ALU 3 (mul) start			2	3	7	8	—
ALU 3 (mul) end			2	3	7	8	

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	<b>pending ready</b>
%x04	ready
%x05	ready
%x06	<b>pending ready</b>
%x07	ready
%x08	<b>pending ready</b>
%x09	<b>pending ready</b>
%x10	pending
%x11	<b>pending ready</b>
%x12	<b>pending ready</b>
%x13	<b>pending ready</b>
%x14	pending
...	... ...

# instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1<	<del>add %x01, %x02 → %x03</del>
2<	<del>imul %x04, %x05 → %x06</del>
3<	<del>imul %x03, %x07 → %x08</del>
4<	<del>cmp %x03, %x08 → %x09.cc</del>
5<	<del>jle %x09.cc, ...</del>
6<	<del>add %x01, %x03 → %x11</del>
7<	<del>imul %x04, %x06 → %x12</del>
8<	<del>imul %x03, %x08 → %x13</del>
9<	<del>cmp %x11, %x13 → %x14.cc</del>
10	<b>jle %x14.cc, ...</b>
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	6	7	8
ALU 1 (add, cmp, jxx)			1	6	—	4	5	6	—	9
ALU 2 (add, cmp, jxx)			—	—	—	—	—	—	—	—
ALU 3 (mul) start			2	3	7	8	—	—	—	—
ALU 3 (mul) end			2	3	7	8	—	—	—	—

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	<b>pending ready</b>
%x04	ready
%x05	ready
%x06	<b>pending ready</b>
%x07	ready
%x08	<b>pending ready</b>
%x09	<b>pending ready</b>
%x10	pending
%x11	<b>pending ready</b>
%x12	<b>pending ready</b>
%x13	<b>pending ready</b>
%x14	<b>pending ready</b>
...	...

# instruction queue and dispatch (multicycle) scoreboard

instruction queue

#	<i>instruction</i>
1X	<del>add %x01, %x02 → %x03</del>
2X	<del>imul %x04, %x05 → %x06</del>
3X	<del>imul %x03, %x07 → %x08</del>
4X	<del>cmp %x03, %x08 → %x09.cc</del>
5X	<del>jle %x09.cc, ...</del>
6X	<del>add %x01, %x03 → %x11</del>
7X	<del>imul %x04, %x06 → %x12</del>
8X	<del>imul %x03, %x08 → %x13</del>
9X	<del>cmp %x11, %x13 → %x14.cc</del>
10X	<del>jle %x14.cc, ...</del>
...	...

	<i>execution unit</i>	<i>cycle#</i>	1	2	3	4	5	6	7	...
ALU 1 (add, cmp, jxx)			1	6	—	4	5	9	10	
ALU 2 (add, cmp, jxx)			—	—	—	—	—	—	—	
ALU 3 (mul) start			2	3	7	8	—	—	—	
ALU 3 (mul) end			2	3	7	8	—	—	—	

<i>reg</i>	<i>status</i>
%x01	ready
%x02	ready
%x03	pending ready
%x04	ready
%x05	ready
%x06	pending ready
%x07	ready
%x08	pending ready
%x09	pending ready
%x10	pending
%x11	pending ready
%x12	pending ready
%x13	pending ready
%x14	pending ready
6	7
...	...

# OOO limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones  
programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined CPU)

# OOO limitations

can't always find instructions to run

plenty of instructions, but all depend on unfinished ones

programmer can adjust program to help this

need to track all uncommitted instructions

can only go so far ahead

e.g. Intel Skylake: 224-entry reorder buffer, 168 physical registers

branch misprediction has a big cost (relative to pipelined)

e.g. Intel Skylake: up to approx. 16 cycles (v. 2 for simple pipelined CPU)

# some performance examples

example1:

```
    movq $100000000000, %rax  
loop1:  
    addq %rbx, %rcx  
    decq %rax  
    jge loop1  
    ret
```

example2:

```
    movq $100000000000, %rax  
loop2:  
    addq %rbx, %rcx  
    addq %r8, %r9  
    decq %rax  
    jge loop2  
    ret
```

about 30B instructions

my desktop: approx 2.65 sec

about 40B instructions

my desktop: approx 2.65 sec

# some performance examples

example1:

```
    movq $100000000000, %rax  
loop1:  
    addq %rbx, %rcx  
    decq %rax  
    jge loop1  
    ret
```

example2:

```
    movq $100000000000, %rax  
loop2:  
    addq %rbx, %rcx  
    addq %r8, %r9  
    decq %rax  
    jge loop2  
    ret
```


about 30B instructions

my desktop: approx 2.65 sec

about 40B instructions

my desktop: approx 2.65 sec


# data flow model and limits (1)



loop2:

```
addq %rbx, %rcx  
addq %r8, %r9  
decq %rax  
jge loop2
```

# data flow model and limits (1)



each yellow box = instruction

arrows = dependences

instructions only executed  
when dependencies ready

# reassociation

with pipelined, 5-cycle latency multiplier; how long does each take to compute?

$$((a \times b) \times c) \times d$$

```
imulq %rbx, %rax  
imulq %rcx, %rax  
imulq %rdx, %rax
```


$$(a \times b) \times (c \times d)$$

```
imulq %rbx, %rax  
imulq %rcx, %rdx  
imulq %rdx, %rax
```


# reassociation

with pipelined, 5-cycle latency multiplier; how long does each take to compute?

$$((a \times b) \times c) \times d$$




$$(a \times b) \times (c \times d)$$




# reassociation

with pipelined, 5-cycle latency multiplier; how long does each take to compute?

$$((a \times b) \times c) \times d$$



$$(a \times b) \times (c \times d)$$




# reassociation

with pipelined, 5-cycle latency multiplier; how long does each take to compute?

$$((a \times b) \times c) \times d$$

```
imulq %rbx, %rax  
imulq %rcx, %rax  
imulq %rdx, %rax
```


15  
cycles



$$(a \times b) \times (c \times d)$$

```
imulq %rbx, %rax  
imulq %rcx, %rdx  
imulq %rdx, %rax
```

11  
cycles




# reassociation

with pipelined, 5-cycle latency multiplier; how long does each take to compute?


$$((a \times b) \times c) \times d$$

```
imulq %rbx, %rax  
imulq %rcx, %rax  
imulq %rdx, %rax
```




$$(a \times b) \times (c \times d)$$

```
imulq %rbx, %rax  
imulq %rcx, %rdx  
imulq %rdx, %rax
```



# an 000 pipeline



# reorder buffer: on rename

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
...	...

free list

%x19
%x23
...
...

# reorder buffer: on rename

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
...	...

free list

%x19
%x23
...
...

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		

reorder buffer contains instructions started,  
but not fully finished new entries created on rename

## reorder buffer: on rename

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
...	...

## free list

%x19  
%x23  
...  
...

remove  
here →  
on commit

add here  
on rename

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		

place newly started instruction at end of buffer  
remember at least its destination register

# reorder buffer: on rename

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x23
...
...

remove here  
on commit

add here  
on rename

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		
32	0x1230	%rdx / %x19		

next renamed instruction goes in next slot, etc.

# reorder buffer: on rename

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x23
...
...

remove here  
on commit

add here  
on rename

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		
32	0x1230	%rdx / %x19		

# reorder buffer: on commit

arch → phys. reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x13
...
...

remove  
here →  
on commit

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		

**reorder buffer: on commit**

arch → phys. reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

## free list

%x19  
%x13  
...  
...

remove  
here →  
on commit

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		✓

instructions marked done in reorder buffer when computed but not removed ('committed') yet

# reorder buffer: on commit

arch → phys. reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x13
...
...

arch → phys reg  
for committed

arch.	phys.
reg	reg
%rax	%x30
%rcx	%x28
%rbx	%x23
%rdx	%x21
...	...

remove  
here →  
on commit

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		✓

commit stage tracks architectural to physical register map  
for committed instructions

# reorder buffer: on commit

arch → phys. reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x13
...
<b>%x23</b>

arch → phys reg  
for committed

arch.	phys.
reg	reg
%rax	%x30
%rcx	%x28
%rbx	<b>%x23 %x24</b>
%rdx	%x21
...	...

remove  
here →  
on commit

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		✓
32	0x1230	%rdx / %x19		

when next-to-commit instruction is done  
update this register map and free register list  
and remove instr. from reorder buffer

# reorder buffer: on commit

arch → phys. reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x13
...
<b>%x23</b>

arch → phys reg remove here  
when committed

arch.	phys.
reg	reg
%rax	%x30
%rcx	%x28
%rbx	%x23 %x24
%rdx	%x21
...	...

when next-to-commit instruction is done  
update this register map and free register list  
and remove instr. from reorder buffer

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		✓
32	0x1230	%rdx / %x19		

# reorder buffer: commit mispredict (one way)

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
...	...

arch → phys reg  
for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
...	...

free list

%x19
%x13
...
...

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30	✓	
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32	✓	
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		



# reorder buffer: commit mispredict (one way)

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
...	...

arch → phys reg  
for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
...	...

free list

%x19
%x13
...
...

when committing a mispredicted instruction...  
this is where we undo mispredicted instructions

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30	✓	
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32	✓	
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		



# reorder buffer: commit mispredict (one way)

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x38
%rcx	%x32
%rbx	%x24
%rdx	%x34
...	...

arch → phys reg  
for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
...	...

free list

%x19
%x13
...
...

copy commit register map into rename register map  
so we can start fetching from the correct PC

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30	✓	
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32	✓	
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		

# reorder buffer: commit mispredict (one way)

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x38
%rcx	%x32
%rbx	%x24
%rdx	%x34
...	...

arch → phys reg  
for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
...	...

free list

%x19
%x13
...
...

...and discard all the mispredicted instructions  
(without committing them)

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30	✓	
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32	✓	
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
...	...	...		
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x10		

# better? alternatives

can take snapshots of register map on each branch

- don't need to reconstruct the table
  - (but how to efficiently store them)

can reconstruct register map before we commit the branch instruction

- need to let reorder buffer be accessed even more?

can track more/different information in reorder buffer

# Intel Skylake OOO design

2015 Intel design — codename ‘Skylake’

94-entry instruction queue-equivalent

168 physical integer registers

168 physical floating point registers

4 ALU functional units

but some can handle more/different types of operations than others

2 load functional units

but pipelined: supports multiple pending cache misses in parallel

1 store functional unit

224-entry reorder buffer

## check\_passphrase

```
int check_passphrase(const char *versus) {
    int i = 0;
    while (passphrase[i] == versus[i] &&
           passphrase[i]) {
        i += 1;
    }
    return (passphrase[i] == versus[i]);
}
```

number of iterations = number matching characters

leaks information about passphrase, oops!

# exploiting check\_passphrase (1)

guess	measured time
-------	---------------

aaaa	$100 \pm 5$
------	-------------

baaa	$103 \pm 4$
------	-------------

caaa	$102 \pm 6$
------	-------------

daaa	$111 \pm 5$
------	-------------

eaaa	$99 \pm 6$
------	------------

faaa	$101 \pm 7$
------	-------------

gaaa	$104 \pm 4$
------	-------------

...

...

## exploiting check\_passphrase (2)

guess	measured time
-------	---------------

daaa	102 ± 5
------	---------

dbaa	99 ± 4
------	--------

dcaa	104 ± 4
------	---------

ddaa	100 ± 6
------	---------

deaa	102 ± 4
------	---------

dfaa	109 ± 7
------	---------

dgaa	103 ± 4
------	---------

...

...

# timing and cryptography

lots of asymmetric cryptography uses big-integer math

example: multiplying 500+ bit numbers together

how do you implement that?

# big integer multiplication

say we have two 64-bit integers  $x, y$

and want to 128-bit product, but our multiply instruction only does  
64-bit products

one way to multiply:

divide  $x, y$  into 32-bit parts:  $x = x_1 \cdot 2^{32} + x_0$  and  $y = y_1 \cdot 2^{32} + y_0$

then  $xy = x_1y_12^{64} + x_1y_0 \cdot 2^{32} + x_0y_1 \cdot 2^{32} + x_0y_0$

# big integer multiplication

say we have two 64-bit integers  $x, y$

and want to 128-bit product, but our multiply instruction only does  
64-bit products

one way to multiply:

divide  $x, y$  into 32-bit parts:  $x = x_1 \cdot 2^{32} + x_0$  and  $y = y_1 \cdot 2^{32} + y_0$

then  $xy = x_1y_12^{64} + x_1y_0 \cdot 2^{32} + x_0y_1 \cdot 2^{32} + x_0y_0$

can extend this idea to arbitrarily large numbers

number of smaller multiplies depends on size of numbers!

# big integers and cryptography

naive multiplication idea:

number of steps depends on size of numbers

problem: sometimes the value of the number is a secret

e.g. part of the private key

oops! revealed through timing

# big integer timing attacks in practice (1)

early versions of OpenSSL (TLS implementation) had timing attack


Brumley and Boneh, "Remote Timing Attacks are Practical" (Usenix Security '03)

attacker could figure out bits of private key from timing

why? variable-time multiplication and modulus operations

got faster/slower depending on how input was related to private key

# big integer timing attacks in practice (2)



(a) The zero-one gap  $T_g - T_{g_{hi}}$  indicates that we can distinguish between bits that are 0 and 1 of the RSA factor  $q$  for 3 different randomly-generated keys. For clarity, bits of  $q$  that are 1 are omitted, as the  $x$ -axis can be used for reference for this case.

Figure 3a from Brumley and Boneh, "Remote Timing Attacks are Practical"

# browsers and website leakage

web browsers run code from untrusted webpages

one goal: can't tell what other webpages you visit

# some webpage leakage (1)

...as you can see [here](#), [here](#), and [here](#) ...

convenient feature 1: browser marks visited links

```
<script>
var the_color = window.getComputedStyle(
    document.querySelector('a[href~="foo.com"]'))
).color
if (color == ...) { ... }
</script>
```

convenient feature 2: scripts can query current color of something

# some webpage leakage (1)

...as you can see [here](#), [here](#), and [here](#) ...

convenient feature 1: browser marks visited links

```
<script>
var the_color = window.getComputedStyle(
    document.querySelector('a[href~="foo.com"]'))
).color
if (color == ...) { ... }
</script>
```

convenient feature 2: scripts can query current color of something

fix 1: getComputedStyle lies about the color

fix 2: limited styling options for visited links

## some webpage leakage (2)


one idea: script in webpage times loop that writes big array

variation in timing depends on other things running on machine

# some webpage leakage (2)

one idea: script in webpage times loop that writes big array

variation in timing depends on other things running on machine



turns out, other webpages  
create distinct “signatures”

Figure from Cook et al, “There’s Always a Bigger Fish: Clarifying Analysis of a Machine-Learning-Assisted Side-Channel Attack” (ISCA ’22)

Figure 3: Example loop-counting traces collected over 15 seconds. Darker shades indicate smaller counter values and lower instruction throughput.

# inferring cache accesses (1)

suppose 1 time accesses to array of chars:

reading array[0]: 3 cycles

reading array[64]: 4 cycles

reading array[128]: 4 cycles

reading array[192]: 20 cycles

reading array[256]: 4 cycles

reading array[288]: 4 cycles

...

what could cause this difference?

array[192] not in some cache, but others were

## inferring cache accesses (2)

some psuedocode:

```
char array[CACHE_SIZE];  
AccessAllOf(array);  
*other_address += 1;  
TimeAccessingArray();
```

suppose during these accesses I discover that `array[128]` is slower to access

probably because `*other_address` loaded into cache + evicted it

what do we know about `other_address`? (select all that apply)

- A. same cache tag
- B. same cache index
- C. same cache offset
- D. diff. cache tag
- E. diff. cache index
- F. diff. cache offset

## some complications (1)

caches often use physical, not virtual addresses

(and need to know about physical address to compare index bits)

(but can infer physical addresses with measurements/asking OS)

(and often OS allocates contiguous physical addresses esp. w/‘large pages’)

storing/processing timings evicts things in the cache

(but can compare timing with/without access of interest to check for this)

processor “pre-fetching” may load things into cache before access is timed

(but can arrange accesses to avoid triggering prefetcher and make sure to measure with memory barriers)

some L3 caches use a simple hash function to select index instead

# exercise: inferring cache accesses (1)

```
char *array;  
array = AllocateAlignedPhysicalMemory(CACHE_SIZE);  
LoadIntoCache(array, CACHE_SIZE);  
if (mystery) {  
    *pointer = 1;  
}  
if (TimeAccessTo(&array[index]) > THRESHOLD) {  
    /* pointer accessed */  
}
```

suppose pointer is 0x1000188

and cache (of interest) is direct-mapped, 32768 ( $2^{15}$ ) byte, 64-byte blocks

what array index should we check?

## exercise: inferring cache accesses (2)


```
char *other_array = ...;
char *array;
array = AllocateAlignedPhysicalMemory(CACHE_SIZE);
LoadIntoCache(array, CACHE_SIZE);
other_array[mystery] += 1;
for (int i = 0; i < CACHE_SIZE; i += BLOCK_SIZE) {
    if (TimeAccessTo(&array[i]) > THRESHOLD) {
        /* found something interesting */
    }
}
```

other\_array at 0x200400, and interesting index is i=0x800, then what was mystery?

# backup slides

# backup slides

# an 000 pipeline



# reorder buffer: on rename

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
...	...

free list

%x19
%x23
...
...

# reorder buffer: on rename

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
...	...

free list

%x19
%x23
...
...

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		

reorder buffer contains instructions started,  
but not fully finished new entries created on rename

## reorder buffer: on rename

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07
...	...

## free list

%x19  
%x23  
...  
...

remove  
here →  
on commit

add here  
on rename

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		

place newly started instruction at end of buffer  
remember at least its destination register

# reorder buffer: on rename

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x23
...
...

remove here  
on commit

add here  
on rename

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		
32	0x1230	%rdx / %x19		

next renamed instruction goes in next slot, etc.

# reorder buffer: on rename

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x23
...
...

remove  
here →  
on commit

add here  
on rename →

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x23		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		
32	0x1230	%rdx / %x19		

# reorder buffer: on commit

arch → phys. reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x13
...
...

remove  
here →  
on commit

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31		
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34		
19	0x1249	%rax / %x38		
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		

**reorder buffer: on commit**

arch → phys. reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

## free list

%x19  
%x13  
...  
...

remove  
here →  
on commit

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		✓

instructions marked done in reorder buffer when computed but not removed ('committed') yet

# reorder buffer: on commit

arch → phys. reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x13
...
...

arch → phys reg  
for committed

arch.	phys.
reg	reg
%rax	%x30
%rcx	%x28
%rbx	%x23
%rdx	%x21
...	...

remove  
here →  
on commit

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24		
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		✓

commit stage tracks architectural to physical register map  
for committed instructions

# reorder buffer: on commit

arch → phys. reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x13
...
<b>%x23</b>

arch → phys reg  
for committed

arch.	phys.
reg	reg
%rax	%x30
%rcx	%x28
%rbx	<b>%x23 %x24</b>
%rdx	%x21
...	...

remove  
here →  
on commit

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		✓
32	0x1230	%rdx / %x19		

when next-to-commit instruction is done  
update this register map and free register list  
and remove instr. from reorder buffer

# reorder buffer: on commit

arch → phys. reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x07 %x19
...	...

free list

%x19
%x13
...
<b>%x23</b>

arch → phys reg remove here  
when committed

arch.	phys.
reg	reg
%rax	%x30
%rcx	%x28
%rbx	%x23 %x24
%rdx	%x21
...	...

when next-to-commit instruction is done  
update this register map and free register list  
and remove instr. from reorder buffer

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30		
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32		
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC		
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12		✓
32	0x1230	%rdx / %x19		

# reorder buffer: commit mispredict (one way)

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
...	...

arch → phys reg  
for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
...	...

free list

%x19
%x13
...
...

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30	✓	
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32	✓	
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		



# reorder buffer: commit mispredict (one way)

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x12
%rcx	%x17
%rbx	%x13
%rdx	%x19
...	...

arch → phys reg  
for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
...	...

free list

%x19
%x13
...
...

when committing a mispredicted instruction...  
this is where we undo mispredicted instructions

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30	✓	
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32	✓	
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		



# reorder buffer: commit mispredict (one way)

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x38
%rcx	%x32
%rbx	%x24
%rdx	%x34
...	...

arch → phys reg  
for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
...	...

free list

%x19
%x13
...
...

copy commit register map into rename register map  
so we can start fetching from the correct PC

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30	✓	
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32	✓	
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
...	...	...	...	...
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x19		

# reorder buffer: commit mispredict (one way)

arch → phys reg  
for new instrs

arch.	phys.
reg	reg
%rax	%x38
%rcx	%x32
%rbx	%x24
%rdx	%x34
...	...

arch → phys reg  
for committed

arch.	phys.
reg	reg
%rax	%x30 %x38
%rcx	%x31 %x32
%rbx	%x23 %x24
%rdx	%x21 %x34
...	...

free list

%x19
%x13
...
...

...and discard all the mispredicted instructions  
(without committing them)

reorder buffer (ROB)

instr num.	PC	dest. reg	done?	mispred? / except?
14	0x1233	%rbx / %x24	✓	
15	0x1239	%rax / %x30	✓	
16	0x1242	%rcx / %x31	✓	
17	0x1244	%rcx / %x32	✓	
18	0x1248	%rdx / %x34	✓	
19	0x1249	%rax / %x38	✓	
20	0x1254	PC	✓	✓
21	0x1260	%rcx / %x17		
...	...	...		
31	0x129f	%rax / %x12	✓	
32	0x1230	%rdx / %x10		

# better? alternatives

can take snapshots of register map on each branch


- don't need to reconstruct the table
  - (but how to efficiently store them)

can reconstruct register map before we commit the branch instruction


- need to let reorder buffer be accessed even more?

can track more/different information in reorder buffer

# exceptions and OOO (one strategy)




# exceptions and OOO (one strategy)




X19
X23
...

arch. reg	phys. reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

# exceptions and OOO (one strategy)



# exceptions and OOO (one strategy)




X19
X23
...

arch.	phys.
reg	reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

arch.	phys.
reg	reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37
...	...

instr num.	PC	dest. reg	done?	except?
...	...	...	...	...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34		
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05		
21	0x1260	R8 / X06		
...	...	...	...	...

# exceptions and OOO (one strategy)




X19
X23
...

arch. reg	phys. reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

arch. reg	phys. reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37
...	...

instr num.	PC	dest. reg	done?	except?
...	...	...	...	...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34		
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05		
21	0x1260	R8 / X06		
...	...	...	...	...

# exceptions and OOO (one strategy)




X19
X23
...

arch. reg	phys. reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

arch. reg	phys. reg
RAX	X21
RCX	X2 X32
RBX	X48
RDX	X37
...	...

instr num.	PC	dest. reg	done?	except?
...	...	...	...	...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34		
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	✓
21	0x1260	R8 / X06		
...	...	...	...	...

# exceptions and OOO (one strategy)




X19
X23
...

arch. reg	phys. reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

arch. reg	phys. reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34
...	...

instr num.	PC	dest. reg	done?	except?
...	...	...	...	...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34	✓	
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	✓
21	0x1260	R8 / X06		
...	...	...	...	...

# exceptions and OOO (one strategy)




X19
X23
...
...

arch. reg	phys. reg
RAX	X38
RCX	X32
RBX	X48
RBX	X34
...	...

arch. reg	phys. reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34
...	...

instr num.	PC	dest. reg	done?	except?
...	...	...	...	...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34	✓	
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	✓
21	0x1260	R8 / X06		
...	...	...	...	...

# exceptions and OOO (one strategy)




X19
X23
...
...

arch. reg	phys. reg
RAX	X38
RCX	X32
RBX	X48
RBX	X34
...	...

arch. reg	phys. reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34
...	...

instr num.	PC	dest. reg	done?	except?
...	...	...	...	...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34	✓	
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	✓
21	0x1260	R8 / X06		
...	...	...	...	...

# exceptions and OOO (one strategy)



variation: could store architectural reg. values instead of mapping for completed instrs.  
(and copy values instead of mapping on exception)

free regs for new instrs

X19
X23
...
...


arch. reg	phys. reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

for complete instrs

arch. reg	value
RAX	0x12343
RCX	0x234543
RBX	0x56782
RDX	0xF83A4
...	...

instr num.	PC	dest. reg	done?	except?
...	...	...	...	...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34	✓	
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	✓
21	0x1260	R8 / X06		
...	...	...	...	...

# exceptions and OOO (one strategy)



stopping instructions in progress for exception  
similar to how 'squashing' mispredicted instructions

free regs for new instrs

X19
X23
...
...

arch. reg	phys. reg
RAX	X15
RCX	X17
RBX	X13
RBX	X07
...	...

for complete instrs

arch. reg	phys. reg
RAX	X21 X38
RCX	X2 X32
RBX	X48
RDX	X37 X34
...	...

instr num.	PC	dest. reg	done?	except?
...	...	...	...	...
17	0x1244	RCX / X32	✓	
18	0x1248	RDX / X34	✓	
19	0x1249	RAX / X38	✓	
20	0x1254	R8 / X05	✓	✓
21	0x1260	R8 / X06		
...	...	...	...	...

# handling memory accesses?

one idea:

list of done + uncommitted loads+stores

execute load early + double-check on commit

- have data cache watch for changes to addresses on list
- if changed, treat like branch misprediction

loads check list of stores so you read back own values

actually finish store on commit

- maybe treat like branch misprediction if conflict?

# the open-source BROOM pipeline






Figure from Celio et al., "BROOM: An Open Source Out-Of-Order Processor With Resilient Low-Voltage Operation in 28-nm CMOS"

# data flow model and limits




```
for (int i = 0; i < N; i += K) {  
    sum += A[i];  
    sum += A[i+1];  
    ...  
}
```

# data flow model and limits




each yellow box = instruction  
arrows = dependences  
instructions only executed when dependencies

# data flow model and limits




three ops/cycle (**if** each one cycle)

# data flow model and limits




can only do sums one at a time

# better data-flow



# better data-flow



# better data-flow

