1 page table lookup



2 cache organization



3 networking layers

application	HTTP, SSH,	URLs,		application-defined meanings
	SMTP,			
transport	TCP, UDP,	port numbers,	segments,	reach correct program, reliablity/streams
			datagrams	
network	IPv4, IPv6,	IP addresses,	packets	reach correct machine (across networks)
link	Ethernet,	MAC addresses,	frames	coordinate shared wire/radio
	Wi-Fi,			
physical				encode bits for wire/radio

4 pipelined processor

 $\mathbf{5}$



6 selected POSIX functions

- give lock is a pthread_mutex_t and cv is pthread_cond_t
 - mutex lock/unlock: pthread_mutex_lock(&lock); pthread_mutex_unlock(&lock);
 - pthread_cond_wait(&cv, &lock) unlock lock + wait on cv's queue; when woken up, relock lock and return; can be woken up early by 'spurious wakeup'
 - pthread_cond_signal(&cv) wake up one waiting thread from cv's queue
 - pthread_cond_broadcast(&cv) wake up all waiting threads from cv's queue
 - pthread_create(&t, NULL, start_function, a) create thread (ID stored in t) that will
 run start_function with the argument argument
 - pthread_join(t, &ret) wait for thread t to finish, collect its return value in ret
 - create new process copying current: fork() return new pid in parent (old), 0 in child (new)
 - pipe(fds) create a pipe, set fds[0] to the file descriptor for the read end, fds[1] for the write end
 - write(fd, buffer, size) write size bytes from buffer to the file descriptor fd
 - read(fd, buffer, size) read up to size bytes from buffer to the file descriptor fd, return total bytes read or 0 on end-of-file
 - dup2(from_fd, to_fd) makes to_fd refer to the same open file as from_fd
 - waitpid(pid, 0, NULL) wait for the child process with ID pid to terminate

Name:

Write your name and computing ID above. Write your computing ID at the top of each page in case pages get separated. Sign the honor pledge below.

Generally, we will not answer questions about the exam during the exam time. If you think a question is unclear and requires additional information to answer, please explain how in your answer. For multiple choice questions, write a \star next to the relevant option(s) along with your explanation.

On my honor as a student I have neither given nor received aid on this exam.

1. Consider the following program that uses the pthreads API:

```
void *f1(void *ignored_arg) {
 1
 2
         write(STDOUT_FILENO, "A", 1);
 3
4
5
         /* (1) */
         return NULL;
     }
 6
 7
     int main() {
 8
         pthread_t t;
         pthread_create(&t, NULL, f1, NULL);
9
10
         write(STDOUT_FILENO, "B", 1);
11
         /* (2) */
         write(STDOUT_FILENO, "C", 1);
12
         pthread_join(t, &p);
13
14
         return 0;
15
     }
```

(Assume all needed header files are **#include**d.)

(a) (12 points) Suppose the output of this snippet is BAC.

If this snippet ran on a single-core processor when this happened and no other programs were running, complete the following table of exceptions that likely occurred, including which line of the above code was active, their type and whether a context switch occurred while handling them. For exceptions that occur as a result of f1 or main returning, indicate line 5 or 15, respectively.

You may not need all rows of the table. If there are multiple plausible sequences of exceptions, we will accept any one that is consistent with output given.

line $\#$	cause (what triggered exception)				w/ context	
						switch?
	O system call	O I/O device	O timer	O other		
	O system call	$\bigcirc~{\rm I/O}$ device	\bigcirc timer	\bigcirc other		
	○ system call	$\bigcirc~{\rm I/O}$ device	\bigcirc timer	\bigcirc other		
	\bigcirc system call	$\bigcirc~{\rm I/O}$ device	\bigcirc timer	\bigcirc other		
	\bigcirc system call	\bigcirc I/O device	\bigcirc timer	\bigcirc other		
	\bigcirc system call	$\bigcirc~{\rm I/O}$ device	\bigcirc timer	\bigcirc other		
	\bigcirc system call	$\bigcirc~{\rm I/O}$ device	\bigcirc timer	\bigcirc other		
	\bigcirc system call	$\bigcirc~{\rm I/O}$ device	\bigcirc timer	\bigcirc other		
	\bigcirc system call	\bigcirc I/O device	\bigcirc timer	\bigcirc other		
	\bigcirc system call	$\bigcirc~{\rm I/O}$ device	\bigcirc timer	\bigcirc other		
	1					1

- (b) (4 points) Consider modifying the code as follows:
 - add a global pthread_barrier_t barrier;
 - initialize barrier initialized it at the beginning of main() with pthread_barrier_init(&barrier, NULL, 2);; and
 - insert pthread_barrier_wait(&barrier); in place of the comments with (1) and (2)

After these changes, give an example of an output that would **not** be possible, but would have been possible before these changes.

2. Suppose a chat program works by having a single server that multiple chat clients (run on user's own machines) connect to using TCP. Each client maintains an permanent connection to the chat server, and uses this connection messages for other users to and through the chat server.

To send a chat message "Hello" from user A to user B, user A's chat client sends the following to the chat server over TCP:

SENDTO B: Hello

Then the chat server sends the following to user B over TCP:

FROM A: Hello

Assume user A and user B are both connected to the same local wifi network. This local wifi network is connected to an ISP's network via wired Ethernet via a router. The ISP's network is then connected to a datacenter network via another router over wired Ethernet. On that datacenter network, the chat server is connected via wired Ethernet.

(a) (6 points) Consider A sending 'Hello' to B using the chat server.

To accomplish this, multiple messages will likely be sent over the **local wifi network**, including some acknowledgments. In the table below, identify the sender, receiver of each message sent over the wifi network and whether or not the message is an acknowledgment.

Assume no messages are lost and resent and that data is not split across multiple messages due to message size limitations.

(You may not need all lines.)



(b) (4 points) Suppose instead of having messages go through the remote server, one wanted user A and user B's clients to communicate directly with each other, avoiding having the server handle the messages. To enable this, it would be useful if ______. Select all that apply.

 \Box the clients communicated with the chat server using UDP instead of TCP

 \Box the clients supported multiple TCP connections at a time

 \Box the chat clients sent two copies of each message

 $\Box\,$ the chat server sent the clients the IP addresses of the other clients

- (c) To prevent the chat server from interfering with user A and user B's communications, the chat clients could use cryptography: in advance, user A and user B receive public keys from each other (for both encryption/decryption and signing/signature verification). Then, when sending a message from user A to user B, user A takes the text of the message, encrypts it with user B's public encryption key, then signs the encrypted message text and a timestamp with user A's private signing key. When user B is sending a message back to user A, they do the same, except swapping user A and user B's keys.
 - i. (4 points) It is important that user A and user B receive each other's public keys securely. Assuming they both trust a common certificate authority, one way they can do this is with *certificates*. (A trusted *certificate authority* signs a message containing a public key and a corresponding a identity. The message with the signature is called a *certificate*.)

When user A obtained a certificate for their public keys signed by a certificate authority, they would ______, then use the private keys corresponding to the public keys in the certificate to communicate further with user B.

- O create a new message containing their public keys, the certificate authority's public keys, and then generate a signature using user A's private key over this new message, and send the message and signature to user B
- edit the identity information in the certificate from specifying user A to specify user B instead, then send the modified copy to user B
- $\bigcirc~$ send a copy of the certificate to user B without modifying it
- verify the signature on the certificate, then copy the public keys and identity information in the certificate and, send that copy to user B along with a new signature created using user A's private key
- \bigcirc none of these explain:
- ii. (4 points) Assuming A and B both obtain each other's public keys securely and A and B communicate through the chat server, what can the chat server do in spite of the cryptography? Select all that apply.
 - □ the chat server can modify the text of a message from user A to user B without user B being able to detect that it was modified
 - \Box the chat server can discard some but not all messages from user A to user B without user B being able to detect that messages were missing
 - □ the chat server can record a message and resend it much later without user B being able to detect that user A did not intend to send the message then
 - □ the chat server can take a message intended to be sent from user A to user B and send it back to user A without user A as if it were a message from user B being able to know that it wasn't sent by user B

$\stackrel{\rm variant}{X}$ Computing ID: _

3. (8 points) Consider the following code:

```
unsigned char table1[4096];
...
unsigned char table2[4096];
int TableLookup(unsigned int x, unsigned int y) {
    if (x < 4096 && y < 2048) {
        return table2[table1[x] + y];
        } else {
            return 0;
        }
}</pre>
```

Suppose this code is run as part of a Spectre-style attack and:

- no virtual memory is used (so all addresses are physical);
- the system running it has a 16384-byte (2¹⁴ byte) direct-mapped data cache with 256-byte blocks;
- table1 is located at address 0x10 0000 (so table1[0]'s address has set index 0, cache offset 0)
- table2 is located at address 0x12 0000 (so table2[0]'s address also has set index 0, cache offset 0)
- the processor's branch predictor predicts $x\ <\ 4096\$ & y $\ <\ 2048$ to be true
- an attacker sets x to 0x10 0000, so when table1[x] is partially run as a result of branch prediction, table1[x] refers to the value at address 0x20 0000

After setting x as above and y to 0, the attacker discovers that the access to table1 evicts from cache set index 0 and the access to table2 evicts from cache set index 0. They also discover that when setting x as above and y to 128 that the access to table1 still evicts from cache set index 0 and the access to table2 evicts from cache set index 1. Based on these results, what is a possible value of memory at 0x20 0000?

You may leave your answer as an unsimplified arithmetic expression.

4. For the following questions, consider the assembly function foo (with //-comments describing each instruction):

.global	foo		
foo:			
mo∨q	(%rsi), %rax	11	RAX <- MEMORY[RSI]
mo∨q	(%rdi), %rcx	//	RCX <- MEMORY[RDI]
cmpq	%rcx, %rax	//	compare RCX and RAX
je	end_foo	11	if (RCX==RAX) goto end_foo
addq	%rcx, %rax	11	RAX <- RCX + RAX
mo∨q	%rax, (%rdi)	//	MEMORY[RDI] <- RAX
addq	\$8, %rsi	11	RSI <- RSI + 8
jmp	foo	//	goto foo
end_foo:			
ret		//	return from function

which could have been generated from the C code:

```
void foo(long *a, long *b) {
    while (*a != *b) {
        *a += *b;
        b += 1;
    }
}
```

(a) Suppose the above assembly snippet runs on a *seven-stage* pipelined processor where the pipeline stages are:

fetch; decode (including reading registers); execute part 1; execute part 2; memory part 1; memory part 2; and writeback.

Assume:

- the processor uses forwarding when possible without dramatically increasing cycle time, and
- the split execute and memory stages
 - perform the same operations as the single execute and memory stages in the 5-stage processor we discussed
 - need their inputs near the beginning of the part 1 stage, and
 - produce their outputs near the end of the part 2 stages
- i. (6 points) Given this design, in an iteration of the loop of foo, the cmpq %rcx, %rax instruction will complete its writeback stage ______ cycles after the movq (%rsi), %rax instruction. Show any work.

ii. (4 points) (Information from previous page reproduced here for convenience. Assembly snippet:

risseniory simplet.					
.global f	00				
foo:					
mo∨q	(%rsi), %rax	11	RAX <- MEMORY[RSI]		
mo∨q	(%rdi), %rcx	11	RCX <- MEMORY[RDI]		
cmpq	%rcx, %rax	11	compare RCX and RAX		
je	end_foo	11	if (RCX==RAX) goto end_foo		
addq	%rcx, %rax	11	RAX <- RCX + RAX		
movq	%rax, (%rdi)	11	MEMORY[RDI] <- RAX		
addq	\$8, %rsi	11	RSI <- RSI + 8		
jmp	foo	11	goto foo		
end_foo:			0		
ret		11	return from function		

Pipeline design: fetch, decode, execute part 1, execute part 2, memory part 1, memory part 2, writeback.)

Given the seven-stage design, during the **second** iteration of the loop in foo, the **movq** (%rsi), %rax will obtain the value of %rsi by ______.

- \bigcirc reading it from the register file
- O reading it from the register file and adding 8 in the movq's execute stages
- O forwarding it from the previous iteration's movq (%rsi), %rax
- O forwarding it from the previous iteration's addq \$8, %rsi
- \bigcirc forwarding it from the previous iteration's jmp foo
- O forwarding it from some instruction run before **foo** was called or reading it from the register file, depending on the code that calls foo
- \bigcirc something else, explain:
- (b) (7 points) Suppose the above code executes on an out-of-order processor similar to what we described in lecture.

Based on the dependencies between instructions and assuming perfect perfect branch prediction, an out-of-order processor could perform the addition calculation for addq %rcx, %rax at the same time as ______ performs its addition calculation, data cache access, or comparison.

Not all possible overlapping instructions are listed. Ignore any restrictions on what instructions can execute at the same time that aren't due to one instruction needing the results, directly or indirectly, of another to execute. Select all that apply.

- □ cmpq %rcx, %rax from the previous iteration of the loop
- □ cmpq %rcx, %rax from the same iteration of the loop
- □ cmpq %rcx, %rax from the next iteration of the loop
- \Box addq %rcx, %rax from the previous iteration of the loop
- □ addq %rcx, %rax from the next iteration of the loop
- □ movq %rax, (%rdi) from the previous iteration of the loop
- □ movq %rax, (%rdi) from the same iteration of the loop

- 5. Suppose a system has:
 - a 2048-byte (2¹¹ byte) 2-way L1 data cache with 16-byte blocks and an LRU replacement policy
 - a 16384-byte (2¹⁴ byte) 2-way L2 data cache with 16-byte blocks and an LRU replacement policy
 - caches that always use physical addresses (any translation from virtual to physical addresses occurs
 - before a cache acces)
 - 4096-byte (2^{12} byte) pages
 - 3-level page tables with 1024 entries (2¹⁰ entries) in tables at each level (so 10 bits of the virtual page number are used for each lookup in a page table)
 - page table entries stored as 4-byte integer, where the least significant bit represents the valid bit, and the most significant 20 bits represent the physical page number
 - a 4-entry fully-associative (4-way) data TLB with an LRU replacement policy

Assume that the system ensures that data cached in the L1 data cache is also cached in the L2 data cache.

- (a) (4 points) How large in bits are virtual addresses on this system? (You may leave your answer as an unsimplified arithmetic expression.)
- (b) (4 points) If first_level_pte represents the value of a valid first-level page table entry (as a 32-bit integer) and va represents a virtual address being accessed, then the **address** of the second-level page table entry would be returned by which *one* of the following C snippets, assuming A, B, C, and D are appropriate integer constants?
 - O return (((first_level_pte & A) >> B) * C) | (va & D)
 - O return (first_level_pte & A) + (((va & B) >> C) * D)
 - O return (first_level_pte + ((va >> A) * B)) & C
 - O unsigned *p = (unsigned *)first_level_pte;return &p[(va & A) >> B]
- (c) (4 points) If a process on this system has assigned to it:
 - 1 first-level page table
 - 1 second-level page tables
 - 2 third-level page tables

then what is the maximum number of distinct bytes of physical memory it can access successfully without additional page tables being allocated for it? (You may leave your answer as an unsimplified arithmetic expression.)

(d) (Information reproduced from previous page for convenience:

- a 2048-byte (2¹¹ byte) 2-way L1 data cache with 16-byte blocks and an LRU replacement policy
- a 16384-byte (2¹⁴ byte) 2-way L2 data cache with 16-byte blocks and an LRU replacement policy
- caches that always use physical addresses (any translation from virtual to physical addresses occurs before a cache acces)
- 4096-byte (2^{12} byte) pages
- 3-level page tables with 1024 entries (2¹⁰ entries) in tables at each level (so 10 bits of the virtual page number are used for each lookup in a page table)
- page table entries stored as 4-byte integer, where the least significant bit represents the valid bit, and the most significant 20 bits represent the physical page number
- a 4-entry fully-associative (4-way) data TLB with an LRU replacement policy

)

Suppose a program accesses 1 byte from virtual address 0x12348, and that address corresponds to physical address 0x45348.

- i. (4 points) Immediately after the access to 0x12348, it's possible for a following access to be a TLB hit but a miss in both the L1 and L2 data caches. Give an example of a *virtual* address which would have this property.
- ii. (6 points) After the access to 0x12348, it's possible after two more accesses for the cache block containing 0x12348 to be evicted from the L1 data cache. Give an example of *virtual* addresses these two accesses could have.

iii. (6 points) In the L2 cache, block offsets are 4 bits and set indices are 9 bits.

The last 4 bits of 0x12348 are 1000 and the previous 9 bits are 0 0011 0100 (or 0x034 in hexadecimal).

In spite of this it's possible that when the L2 cache is accessed as part of reading 0x12348, that the cache accesses the set with 1 0011 0100 (or 0x134 in hexadecimal). Briefly explain what must be true for this to happen.

6. (18 points) Suppose we are implementing an office-hour queue system. In this system, we run one thread to represent each student and each teaching assistant. In our course, teaching assistants specialize in particular types of questions, so when students add themselves to the queue, they indicate the question type they have and teaching assistants indicate the type of question they can handle.

We represent this with an API as follows:

- TAID WaitForTA(StudentID student_id, QuestionType qType) wait for a TA to be available to handle a question of type QuestionType
- StudentID WaitForStudent(TAID ta_id, QuestionType qType) wait for a student to have a question of one of the question types in qTypes

On the next page, complete the code where AddToLinkedList and RemoveFromLinkedList are functions that add a WaitingStudent struct to or remove from one from the linked list represented with the pointers head and tail, updating the head and tail pointers as necessary.

(There are three blanks to fill in.)

Computing ID: _____

variant

```
pthread_mutex_t lock;
pthread_cond_t ta_cv;
struct WaitingStudent {
    StudentID id; TAID ta; QuestionType qType; int waiting;
   pthread_cond_t cv;
   struct WaitingStudent *next; struct WaitingStudent *prev;
};
struct WaitingStudent *head; struct WaitingStudent *tail;
void WaitForTA(StudentID student_id, QuestionType qType) {
   struct WaitingStudent student;
   student.student_id = id; student.qType = qType; student.waiting = 1;
pthread_cond_init(&student.cv);
   pthread_mutex_lock(&lock);
   AddToLinkedList(&student, &head, &tail);
   pthread_cond_broadcast(&ta_cv);
   while (student.waiting) {
            _____
    }
   pthread_cond_destroy(&student.cv);
   pthread_mutex_unlock(&lock);
   return student.ta;
}
struct WaitingStudent *FindStudentMatching(QuestionType qType) {
    struct WaitingStudent *student_pointer;
   student_pointer = head;
   while (student_pointer) {
       if (student_pointer->qType == qType) { return student_pointer; }
       student_pointer = student_pointer->next;
   }
   return NULL;
}
StudentID WaitForStudent(TAId ta_id, QuestionType qType) {
   pthread mutex lock(&lock);
   while (_____) {
          -----
    }
   struct WaitingStudent *student_pointer;
   student_pointer = FindStudentMatching(qType);
   RemoveFromLinkedlist(student_pointer, &head, &tail);
   student_pointer->waiting = 0; student_pointer->ta = ta_id;
   StudentID student_id = student_pointer->student_id;
   pthread_cond_signal(&student_pointer->cv);
   pthread_mutex_unlock(&lock);
   return student_id;
```

}

7. (4 points) An executable file '1.exe' and a text file '2.txt' have access control lists (ACLs) as follows:

```
ACL for 1.exeACL for 2.txtuser:foo:rwxuser:foo:rw-user:bar:r-xuser:bar:rw-group:quux:r-xgroup:baz:r--other:---other:---
```

In these ACLs:

- 'r' represents read permission; 'w' write permission; and 'x' execute permission;
- a user line takes precedence over any group line, and the other line only applies when no user or group line matches

Based on these access control lists, which of the following are true? Select all that apply.

- $\Box\,$ at most three distinct users can run '1.exe' from their shells
- □ if a program can modify '1.exe' by overwriting it, then it can also modify '2.txt' by overwriting it
- \Box when the executable '1.exe' is run, it will be able to read '2.txt'
- □ if a process is not running as the user 'foo' or the user 'bar', then it can only read one of '1.exe' and '2.txt'

8. Consider the following program that uses the POSIX API:

```
int main() {
 1
 2
         pid_t p;
 3
         int fds[2];
 4
         pipe(fds);
5
         p = fork();
6
         if (p == 0)
7
             dup2(fds[1], STDOUT_FILENO);
             close(fds[1]); close(fds[0]);
8
             char *args[] = {"/bin/mystery", NULL};
9
10
             execv("/bin/mystery", args);
         } else {
11
             close(fds[1]);
12
             char c;
13
             while (read(fds[0], &c, 1) == 1) {
14
                 if (c != 'A') {
15
                      write(STDOUT_FILENO, &c, 1);
16
17
                  }
18
             }
19
             waitpid(p, NULL, 0);
20
         }
21
     }
```

(a) (8 points) Assuming write, fork, read, pipe, waitpid, and execv do not fail, briefly describe what the above code outputs to stdout. (The program's output depends on what the program /bin/mystery does.)

- (b) (4 points) If the waitpid() were moved just before the while loop, then _____ (even though it did not without this change). Select all that apply.
 - $\hfill\square$ the execv call could fail
 - $\Box\,$ the program could hang at the waitpid () call
 - \Box the program could hang at the read() call
 - $\hfill\square$ the program could segfault

9. (5 points) Suppose a Makefile that contains the following:

```
all: application main.o utility.o
main.o: main.c utility.h
        clang -g -Og -Wall -c main.c -o main.o
utility.o: utility.c utility.h
        clang -g -Og -Wall -c utility.c -o utility.o
application: main.c utility.c
        clang -g -Og -Wall -o application main.o utility.o
```

This Makefile erroneously has the wrong dependencies for the application rule.

Which are problems that this error could cause to occur while running the command make all? Select all that apply.

- $\hfill\square$ although utility.h was modified, make does not rebuild application
- □ although utility.h was modified, make does not rebuild main.o
- □ although utility.c was modified, make does not rebuild utility.o
- \Box there is a file not found error for <code>main.c</code>
- \Box there is a file not found error for <code>main.o</code>