## changelog

27 Feb 2024: quiz Q4: correct swapped 1001/0000 in representing $0 \times 90$ as binary and resulting error in overall PTE value on slide

## last time

multi-level page tables
each level: single page table index $=$ part of virtual page number
use virtual page number from MSB to LSB
check valid bits at each level
later levels omitted if there would be no valid entries

## quiz Q1B

OS needed to allocate whole pages of heap
allocated $0 \times 500-0 \times 5 f f$ (virtual page 5 ) and $0 \times 600-0 \times 6 f f$ (virtual page 6)

## quiz Q2

child: got private copy of page $0 \times 3$ ( $0 \times 300-0 \times 3 f f$ ), $0 \times 4$, $0 \times \mathrm{e}$ parent: got private copy page 0xe

B: write to page $0 \times 5(0 \times 500)$ - need private copy
D: can avoid copying 0xe twice by recognizing it's no longer shared

## quiz Q4

$0 \times 123450=$ virtual page $0 \times 12$, page offset $0 \times 3450$
$0 \times A 0000+0 \times 12 \times 8$ bytes per PTE $=0 \times A 0090$

## quiz Q5

$0 \times 903450=$ physical page $0 \times 90$, page offset $0 \times 3450$ page table entry for this:

24 unused bits (must be 0 ) $=0$
24 -bit physical page $=0 \times 90$
11 unused bits (must be 0 ) $=0$
user-mode-accessible bit $=1$
readable bit $=1$
writeable bit $=$ ?
executable bit $=$ ?
valid bit = 1
0000 ... $00000000000000000000100100000000000000011 ? ? 1$

$$
0 \times 90001(9 \text { or } \mathrm{B} \text { or } \mathrm{D} \text { or } \mathrm{F})
$$

## quiz Q6

## $0 \times 00123456789 A B C$



$p t b r=0 \times 10000000$
lab this week

## 2004 CPU



e: approx 2004 AMD press image of Opteron die;
rox register location via chip-architect.org (Hans de Vries)

## 2004 CPU



## 2004 CPU



## 2004 CPU



Alo: approx 2004 AMD press image of Opteron die;
(Hans de Vries)

## 2004 CPU



Alo: approx 2004 AMD press image of Opteron die;
(Hans de Vries)

## 2004 CPU


eplox register location via chip-architect.org (Hans de Vries)

## 2004 CPU



## the place of cache (1)



## memory hierarchy goals

performance of the fastest (smallest) memory hide $100 x$ latency difference? $99+\%$ hit ( $=$ value found in cache) rate capacity of the largest (slowest) memory

## memory hierarchy assumptions

temporal locality
"if a value is accessed now, it will be accessed again soon" caches should keep recently accessed values

## spatial locality

"if a value is accessed now, adjacent values will be accessed soon" caches should store adjacent values at the same time
natural properties of programs - think about loops

## locality examples

double computeMean(int length, double *values) \{ double total = 0.0;
for (int i = 0; i < length; ++i) \{
total += values[i];
\}
return total / length;
\}
temporal locality: machine code of the loop
spatial locality: machine code of most consecutive instructions temporal locality: total, i, length accessed repeatedly spatial locality: values $[\mathbf{i}+1]$ accessed after values [i]

## split caches; multiple cores (one design)



## hierarchy and instruction/data caches

typically separate data and instruction caches for L1
(almost) never going to read instructions as data or vice-versa avoids instructions evicting data and vice-versa
can optimize instruction cache for different access pattern easier to build fast caches: that handles less accesses at a time

## one-block cache

## Cache

Memory

| value |
| :---: |
| 0000 |

\[

\]

## one-block cache

decision: divide memory into two-byte blocks put exactly one of these blocks in the cache

## Cache

## Memory

| value |
| :---: |
| 0000 |

\[

\]

## one-block cache

read byte at 01011 ?

Cache
Memory

| value |
| :---: |
| 0000 |

\[

\]

## one-block cache

## read byte at 01011?

Cache
Memory

| valid | value | addresses | bytes |
| :---: | :---: | :---: | :---: |
| $Q$ 00 00 is this even a value? 1 |  |  |  |
|  |  | 00010-00011 | L2 33 |
| need extra bit to know 0 -00101 5555 |  |  |  |
| -Oナナ0-00111 6677 |  |  |  |
| 01000-01001 8899 |  |  |  |
| 01010-01011 AA BB |  |  |  |
| 01100-01101 CC DD |  |  |  |
| 01110-01111 EE FF |  |  |  |
| 10000-10001 F0 F1 |  |  |  |

## one-block cache

read byte at 01011? invalid, fetch

Cache
Memory

| valid |
| :---: |
| 1 |


| addresses <br> $0000-00001$ | by 11 |
| :--- | :--- |
| $00010-00011$ | 2233 |
| $00100-00101$ | $55 ~ 55$ |
| $00110-00111$ | 6677 |
| $01000-01001$ | 8899 |
| $01010-01011$ | AA BB |
| $01100-01101$ | CC DD |
| $01110-01111$ | EE FF |
| $10000-10001$ | F0 F1 |

## one-block cache

## read byte at 01011?

| Cache valid tag value | value from 00000, 0 |
| :---: | :---: |
| $1{ }^{1} 0101$ AA $\overline{\text { BB }}$ | 00000-00001 0011 |
| , | 00010-00011 2233 |
| need tag to know | W 00100-00101 5555 |
|  | 00110-00111 6677 |
|  | 01000-01001 8899 |
|  | 01010-01011 AA BB |
|  | 01100-01101 CC DD |
|  | 01110-01111 EE FF |
|  | 10000-10001 F0 F1 |

## one-block cache

## read byte at 01011?

Cache
Memory

| valid | tag | value |
| :---: | :---: | :---: |
| 1 | 0101 | $A A B B$ |


| addresses <br> $0000-00001$ | bytes |
| :--- | :--- |
| 00011 |  |
| $00010-00011$ | 2233 |
| $00100-00101$ | $55 ~ 55$ |
| $00110-00111$ | 6677 |
| $01000-01001$ | 8899 |
| $01010-01011$ | AA BB |
| $01100-01101$ | CC DD |
| $01110-01111$ | EE FF |
| $10000-10001$ | F0 F1 |

## one-block cache

read byte at 01011 ?

Cache

| valid | tag | value |
| :---: | :---: | :---: |
| 1 | 0101 | $A A B B$ |

Memory

\[

\]

## one-block cache

read byte at 01011 ?

Cache

| valid | tag | value |
| :---: | :---: | :---: |
| 1 | 0101 | $A A B B$ |

Memory

\[

\]

## building a (direct-mapped) cache

| Cache | Memory |
| :---: | :---: |
| value | addresses bytes |
| 0000 | 00000-00001 0011 |
| 0000 | 00010-00011 2233 |
| 0000 | 00100-00101 5555 |
| 0000 | 00110-00111 6677 |
| cache block: 2 bytes | 01000-01001 8899 |
|  | 01010-01011 AA BB |
|  | 01100-01101 CC DD |
|  | 01110-01111 EE FF |
|  | 10000-10001 F0 F1 |

## building a (direct-mapped) cache

 read byte at 01011?Cache

| value |
| :---: |
| 0000 |
| 0000 |
| 0000 |
| 0000 |

cache block: 2 bytes

Memory

\[

\]

## building a (direct-mapped) cache

## read byte at 01011?

exactly one place for each address spread out what can go in a block

## Cache <br> Memory

index
00
01
10
11
cache block: 2 bytes

| value | addresses | byte |
| :---: | :---: | :---: |
| 0000 | $\rightarrow 00000-00001$ | 0011 |
| 0000 | $\rightarrow 00010-00011$ | 2233 |
| 0000 | $\rightarrow 00100-00101$ | 5555 |
| 0000 | -00110-00111 | 6677 |
|  | 01000-010 | 88 |

direct-mapped

| 1010-0101 | AA BB |
| :---: | :---: |
| , 01100-01101 | CC DD |
| *01110-01111 | EE FF |
| 10000-10001 | F0 F1 |

## building a (direct-mapped) cache

## read byte at 01011?

exactly one place for each address spread out what can go in a block

Cache
Memory
index
00
01
10
11

| value | addresses | bytes |
| :---: | :---: | :---: |
| 0000 | $\rightarrow 00000-00001$ | 0011 |
| 0000 | $\rightarrow 00010-00011$ | 2233 |
| 0000 | $\rightarrow 00100-00101$ | 5555 |
| 0000 | -00110-00111 | 6677 |
| bytes | *01000-01001 | 8899 |
|  | *01010-01011 | AA BB |
|  | *01100-01101 | CC DD |
|  | *01110-01111 | EE FF |
|  | 10000-10001 | F0 F1 |

## building a (direct-mapped) cache

## read byte at 01011?

exactly one place for each address spread out what can go in a block

Cache
Memory
index
00
01
10
11
cache block: 2 bytes

| value | addresses | bytes |
| :---: | :---: | :---: |
| 0000 | $\rightarrow 00000-00001$ | 0011 |
| 0000 | $\rightarrow 00010-00011$ | 2233 |
| 0000 | $\rightarrow 00100-00101$ | 5555 |
| 0000 | -00110-00111 | 6677 |
| bytes | , $01000-01001$ | 8899 |
|  | , 01010-01011 | AA BB |
|  | , ‘01100-01101 | CC DD |
|  | *01110-01111 | EE FF |
|  | 10000-10001 | F0 F1 |

## building a (direct-mapped) cache

 read byte at 01011?

## building a (direct-mapped) cache

read byte at 01011? invalid, fetch

Cache

| index | valid | value |
| :---: | :---: | :---: |
| 00 | 0 | 00 00 |
| 01 | 1 | AA BB |
| 10 | 0 | 0000 |
| 11 | 0 | 0000 |

cache block: 2 bytes direct-mapped

Memory

| addresses | bytes |
| :--- | :--- |
| $00000-00001$ | 0011 |
| $00010-00011$ | 2233 |
| $00100-00101$ | $55 ~ 55$ |
| $00110-00111$ | 6677 |
| $01000-01001$ | 8899 |
| $01010-01011$ | AA BB |
| $01100-01101$ | CC DD |
| $01110-01111$ | EE FF |
| $10000-10001$ | F0 F1 |

## building a (direct-mapped) cache

 read byte at 01011? invalid, fetch| Cache |  |  |  | Mamor |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| index | valid | tag | value va | $\frac{\text { value trom } 01 \odot 1}{\text { auaresses }}$ | pyres |
| 00 | 0 | 00 | 0000 | 00000-00001 | 0011 |
| 01 | 1 | 01 | $A A B B$ | 00010-00011 | 2233 |
| 10 | 0 | 00 | 0000 | 00100-00101 | 5555 |
| 11 | need tag to know |  |  | v 00110-00111 | 6677 |
| cache block: 2 bytes |  |  |  | 01000-01001 | 8899 |
|  |  |  |  | 01010-01011 | AA BB |
| direct-mapped |  |  |  | 01100-01101 | CC DD |
|  |  |  |  | 01110-01111 | EE FF |
|  |  |  |  | 10000-10001 | F0 F1 |

## building a (direct-mapped) cache

read byte at 01011? invalid, fetch

Cache

| index | valid | tag | value |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 0000 |
| 01 | 1 | 01 | AA BB |
| 10 | 0 | 00 | 0000 |
| 11 | 0 | 00 | 0000 |

cache block: 2 bytes direct-mapped

Memory

\[

\]

## terminology

row $=$ set
preview: change how much is in a row

## Tag-Index-Offset (TIO)

address 001111 (stores value $0 \times F F$ )
cache tag index offset
2 byte blocks, 4 sets
2 byte blocks, 8 sets
4 byte blocks, 2 sets


2 byte blocks, 8 sets

| index | valid | tag | value |
| :--- | :---: | :---: | :---: |
| 000 | 1 | 00 | 0011 |
| 001 | 1 | 01 | F1 F2 |
| 010 | 0 | -- | ---- |
| 11 | 0 | -- | ---- |
| 100 |  |  |  |
| 101 | 0 | -- | ---- |
| 110 | 1 | 00 | AA BB |
| 11 |  |  |  |

## Tag-Index-Offset (TIO)

address 001111 (stores value $0 x F F$ )
cache tag index offset

2 byte blocks, 4 sets
2 byte blocks, 8 sets
1

4 byte blocks, 2 sets

| index | 2 byte blocks, 4 sets |  |  | 2 byte blocks, 8 sets |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 1 | 000 | 0011 | $2^{1}$ |  |  | 0011 |
| 01 | 1 | 001 | AA BB |  |  |  | F1 F2 |
| 10 | $\bigcirc$ | -- | - | - |  |  | --- |
| 11 | 1 | 001 | EE FF | 011 | 0 | -- | - -- |
|  | 4 byte blocks, 2 sets valid tag value |  |  | 100 | 0 | -- | -- |
| index |  |  |  | 101 | 1 | 00 | AA BB |
| 0 | 1 | 000 | 00112233 | 110 | 0 | -- | -- - |
| 1 | 1 | 001 | CC DD EE FF | 111 | 1 | 00 | EE FF |

## Tag-Index-Offset (TIO)

address 001111 (stores value $0 x F F$ )
cache tag index offset

2 byte blocks, 4 sets
2 byte blocks, 8 sets
4 byte blocks, 2 sets
2 byte blocks, 4 sets

| index | valid | tag | value | index |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 1 | 000 | 0011 | 000 |
| 01 | 1 | 001 | AA BB | 001 |
| 10 | $\bigcirc$ | $4=2^{2}$ bytes in block 2 bits to say which byte |  |  |
| 11 | 1 |  |  |  |
|  | 4 byt 2 bits to say which byte |  |  |  |
| index | valid | tag |  | 101 |
| $\bigcirc$ | 1 | 000 | 001 | 110 |
| 1 | 1 | 001 | CC D | 11 |


| valid | tag | value |
| :---: | :---: | :---: |
| 1 | 00 | 00 11 |
| 1 | 01 | F1 F2 |
| 0 | -- | ---- |
| 0 | -- | ---- |
| 0 | -- | ---- |
| 1 | 00 | AA BB |
| 0 | -- | ---- |
| 1 | 00 | EE FF |

## Tag-Index-Offset (TIO)

address 001111 (stores value $0 x F F$ )
cache tag index offset

2 byte blocks, 4 sets 111
2 byte blocks, 8 sets
1


2 byte blocks, 4 sets

| index | valid | tag | value | index | valid | tag | value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bigcirc 0$ | 1 | 000 | 0011 | ค日○ | 1 | $\bigcirc \bigcirc$ | 0011 |
| 01 | 1 | 001 | AA BB | $=$ |  |  | F1 F2 |
| 10 | $\bigcirc$ | -- | -- -- |  |  |  | -- -- |
| 11 | 1 | 001 | EE FF | bits | ind | set | -- -- |
|  | 4 byte blocks, 2 sets valid tag value |  |  | 100 | $\bigcirc$ | -- | -- - |
| index |  |  |  | 101 | 1 | 00 | AA BB |
| 0 | 1 | 000 | 00112233 | $\begin{aligned} & 110 \\ & 111 \end{aligned}$ | 0 | - | -- -- |
| 1 | 1 | 001 | CC DD EE FF |  | 1 | 00 | EE FF |

## Tag-Index-Offset (TIO)

address 001111 (stores value $0 \times F F$ )
cache tag index offset

2 byte blocks, 4 sets
2 byte blocks, 8 sets
4 byte blocks, 2 sets
2 byte blocks, 4 sets

| index | valid | tag | value | index |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 1 | 000 | 0011 | (000 |
| $\bigcirc 1$ | 1 | 001 | AA BB | 001 |
| 10 | 0 | -- | -- -- | 010 |
| 11 | $2^{3}=8$ sets |  |  |  |
| index |  | 3 bits to index set |  | 100 101 |
| $\bigcirc$ | 1 | 000 | 001 | 110 |
| 1 | 1 | 001 | CC D | ( |

2 byte blocks, 8 sets

| valid | tag | value |
| :---: | :---: | :---: |
| 1 | 00 | 0011 |
| 1 | 01 | F1 F2 |
| 0 | -- | ---- |
| 0 | -- | ---- |
| 0 | -- | ---- |
| 1 | 00 | AA BB |
| 0 | -- | ---- |
| 1 | 00 | EE FF |

## Tag-Index-Offset (TIO)

address 001111 (stores value $0 \times F F$ )
cache tag index offset

2 byte blocks, 4 sets 2 byte blocks, 8 sets 4 byte blocks, 2 sets

2 byte blocks, 4 sets
index
00
01
10
11

11

| valid | tag | value |
| :---: | :---: | :---: |
| 1 | 000 | 0011 |
| 1 | 001 | AA BB |
| 0 | -- | ---- |
| 1 | 001 | EE FF |

4 byte blocks, 2 sets
index
0
1
tag index offset
$111 \quad 1$
111
2 byte blocks, 8 sets

| index | valid | tag | value |
| :---: | :---: | :---: | :---: |
| 000 | 1 | 00 | 0011 |
| 001 | 1 | 01 | F1 F2 |
| 010 | 0 | -- | -- -- |
| $\begin{aligned} & 2^{1}=2 \text { sets } \\ & 1 \text { bit to index set } \end{aligned}$ |  |  |  |
| 111 | 1 | 00 | EE FF |

## Tag-Index-Offset (TIO)

address 001111 (stores value $0 x F F$ )
cache tag index offset

2 byte blocks, 4 sets 001111
2 byte blocks, 8 sets 001111
4 byte blocks, 2 sets 00111


## cache size

cache size $=$ amount of data in cache
not included metadata (tags, valid bits, etc.)

## Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$
S=2^{s} \quad \text { number of sets }
$$

$$
s
$$

$B=2^{b}$
b
(block) offset bits
memory addreses bits
$t=m-(s+b)$ tag bits
$C=B \times S \quad$ cache size (if direct-mapped)

## Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$
S=2^{s} \quad \text { number of sets }
$$

$$
s
$$

$B=2^{b}$
b
(block) offset bits
$m \quad$ memory addreses bits

$$
t=m-(s+b) \quad \text { tag bits }
$$

$C=B \times S \quad$ cache size (if direct-mapped)

## TIO: exercise

64-byte blocks, 128 set cache
stores $64 \times 128=8192$ bytes (of data)
if addresses 32-bits, then how many tag/index/offset bits?
which bytes are stored in the same block as byte from $0 \times 1037$ ?
A. byte from $0 \times 1011$
B. byte from $0 \times 1021$
C. byte from $0 \times 1035$
D. byte from $0 \times 1041$
backup slides

## arrays and cache misses (1)

```
int array[1024]; // 4KB array
int even_sum = 0, odd_sum = 0;
for (int i = 0; i < 1024; i += 2) {
even_sum += array[i + 0];
odd_sum += array[i + 1];
}
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on initially empty 2 KB direct-mapped cache with 16B cache blocks?

## arrays and cache misses (2)

```
int array[1024]; // 4KB array
int even_sum = 0, odd_sum = 0;
for (int i = 0; i < 1024; i += 2)
    even_sum += array[i + 0];
for (int i = 0; i < 1024; i += 2)
odd_sum += array[i + 1];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on initially empty 2 KB direct-mapped cache with 16B cache blocks?

## arrays and cache misses (2b)

```
int array[1024]; // 4KB array
int even_sum = 0, odd_sum = 0;
for (int i = 0; i < 1024; i += 2)
    even_sum += array[i + 0];
for (int i = 0; i < 1024; i += 2)
odd_sum += array[i + 1];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on initially empty 4KB direct-mapped cache with 16B cache blocks?

## inclusive versus exclusive

L2 inclusive of L1
everything in L1 cache duplicated in L2 adding to L1 also adds to L2

L2 cache


## L2 exclusive of L1

L2 contains different data than L1 adding to L 1 must remove from L2 probably evicting from L1 adds to L2

L2 cache

## inclusive versus exclusive

L 2 inclusive of L 1

| everything in L 1 cache duplicated in L 2 |
| :---: |
| adding to L 1 also adds to L 2 |

## L2 cache


inclusive policy: no extra work on eviction but duplicated data
easier to explain when
$\mathrm{L} k$ shared by multiple $\mathrm{L}(k-1)$ caches?

## inclusive versus exclusive

exclusive policy: avoid duplicated data sometimes called victim cache (contains cache eviction victims)
makes less sense with multicore

## L2 exclusive of L1

L2 contains different data than L1 adding to L 1 must remove from L2 probably evicting from L1 adds to L2


## Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$
S=2^{s} \quad \text { number of sets }
$$

$$
s
$$

$B=2^{b}$
b
(block) offset bits
memory addreses bits
$t=m-(s+b)$ tag bits
$C=B \times S \quad$ cache size (if direct-mapped)

## Tag-Index-Offset formulas (direct-mapped)

(formulas derivable from prior slides)

$$
S=2^{s} \quad \text { number of sets }
$$

$$
s
$$

$B=2^{b}$
b
(block) offset bits
memory addreses bits
$t=m-(s+b)$ tag bits
$C=B \times S \quad$ cache size (if direct-mapped)

## cache organization and miss rate

depends on program; one example:
SPEC CPU2000 benchmarks, 64B block size
LRU replacement policies
data cache miss rates:

| Cache size | direct-mapped | 2-way | 8 -way | fully assoc. |
| :--- | ---: | ---: | ---: | ---: |
| 1KB | $8.63 \%$ | $6.97 \%$ | $5.63 \%$ | $5.34 \%$ |
| 2KB | $5.71 \%$ | $4.23 \%$ | $3.30 \%$ | $3.05 \%$ |
| 4KB | $3.70 \%$ | $2.60 \%$ | $2.03 \%$ | $1.90 \%$ |
| 16 KB | $1.59 \%$ | $0.86 \%$ | $0.56 \%$ | $0.50 \%$ |
| 64 KB | $0.66 \%$ | $0.37 \%$ | $0.10 \%$ | $0.001 \%$ |
| 128 KB | $0.27 \%$ | $0.001 \%$ | $0.0006 \%$ | $0.0006 \%$ |

## cache organization and miss rate

depends on program; one example:
SPEC CPU2000 benchmarks, 64B block size
LRU replacement policies
data cache miss rates:

| Cache size | direct-mapped | 2-way | 8-way | fully assoc. |
| :--- | ---: | ---: | ---: | ---: |
| 1KB | $8.63 \%$ | $6.97 \%$ | $5.63 \%$ | $5.34 \%$ |
| 2KB | $5.71 \%$ | $4.23 \%$ | $3.30 \%$ | $3.05 \%$ |
| 4KB | $3.70 \%$ | $2.60 \%$ | $2.03 \%$ | $1.90 \%$ |
| 16 KB | $1.59 \%$ | $0.86 \%$ | $0.56 \%$ | $0.50 \%$ |
| 64 KB | $0.66 \%$ | $0.37 \%$ | $0.10 \%$ | $0.001 \%$ |
| 128 KB | $0.27 \%$ | $0.001 \%$ | $0.0006 \%$ | $0.0006 \%$ |

## exercise (1)

initial cache: 64 -byte blocks, 64 sets, 8 ways/set

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)
A. quadrupling the block size (256-byte blocks, 64 sets, 8 ways/set)
B. quadrupling the number of sets
C. quadrupling the number of ways/set

## exercise (2)

initial cache: 64 -byte blocks, 8 ways/set, 64 KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)
A. quadrupling the block size ( 256 -byte block, 8 ways/set, 64 KB cache)
B. quadrupling the number of ways/set
C. quadrupling the cache size

## exercise (3)

initial cache: 64 -byte blocks, 8 ways/set, 64 KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of conflict misses in a typical program? (Multiple may be correct.)
A. quadrupling the block size ( 256 -byte block, 8 ways/set, 64 KB cache)
B. quadrupling the number of ways/set
C. quadrupling the cache size

## prefetching

seems like we can't really improve cold misses...
have to have a miss to bring value into the cache?

## prefetching

seems like we can't really improve cold misses...
have to have a miss to bring value into the cache?
solution: don't require miss: 'prefetch' the value before it's accessed
remaining problem: how do we know what to fetch?

## common access patterns

suppose recently accessed 16B cache blocks are at: $0 \times 48010,0 \times 48020,0 \times 48030,0 \times 48040$
guess what's accessed next

## common access patterns

suppose recently accessed 16B cache blocks are at: $0 \times 48010,0 \times 48020,0 \times 48030,0 \times 48040$
guess what's accessed next
common pattern with instruction fetches and array accesses

## prefetching idea

look for sequential accesses
bring in guess at next-to-be-accessed value
if right: no cache miss (even if never accessed before)
if wrong: possibly evicted something else - could cause more misses
fortunately, sequential access guesses almost always right

## quiz exercise solution

one cache block one cache block (set index 1)
one cache block (set index 1) (set index 0)


| memory access | set 0 afterwards | set 1 afterwards |
| :---: | :---: | :---: |
| - | (empty) | (empty) |
| read array[0] (miss) | \{array [0], array[1]\} | (empty) |
| read array[3] (miss) | \{array[0], array[1] | \{array[2], array[3]\} |
| read array[6] (miss) | \{array[0], array[1]\} | \{array[6], array[7]\} |
| read array[1] (hit) | \{array [0], array[1] | \{array[6], array[7]\} |
| read array[4] (miss) | \{array[4], array[5] | \{array[6], array[7]\} |
| read array[7] (hit) | \{array [4], array [5] \} | \{array[6], array[7]\} |
| read array[2] (miss) | \{array [4], array[5] | \{array[2], array[3]\} |

## quiz exercise solution

## one cache block one cache block one cache block one cache block (set index 1$) \quad($ set index 0$) \quad($ set index 1$) \quad($ set index 0$)$

$\cdots \overbrace{\operatorname{array[0]}}^{\square} \overbrace{\operatorname{array[1]}} \operatorname{array[2]} \operatorname{array[3]} \operatorname{array[4]} \operatorname{array[5]} \operatorname{array[6]} \operatorname{array[7]} \operatorname{arra} . .$.

| memory access | set 0 afterwards | set 1 afterwards |
| :---: | :---: | :---: |
| - | (empty) | (empty) |
| read array[0] (miss) | \{array[0], array[1]\} | (empty) |
|  | \{array [0], array[1]\} | \{array [2], array [3] \} |
|  | \{array [0], array [1] \} | \{array [6], array [7] |
| read array [1] (hit) | \{array[0], array[1] | array [6], array [7]\} |
| read array[4] (miss) | \{array[4], array[5]\} | [array [6], array [7]\} |

2artay[4], artay Lu $\}$

## quiz exercise solution

## one cache block one cache block one cache block one cache block (set index 1$) \quad($ set index 0$) \quad($ set index 1$) \quad($ set index 0$)$

$\cdots \overbrace{\operatorname{array[0]}}^{\square} \overbrace{\operatorname{array[1]}} \operatorname{array[2]} \operatorname{array[3]} \operatorname{array[4]} \operatorname{array[5]} \operatorname{array[6]} \operatorname{array[7]} \operatorname{arra} . .$.

| memory access |
| :--- |
| - |
| read array [0] (miss) array [3] (miss) |
| read array [6] (miss) |

read array [7] (hit)
read array[2] (miss)
$\square$

| $\{\operatorname{array}[2], \operatorname{array}[3]\}$ |
| :--- |
| $\{\operatorname{array}[6], \operatorname{array}[7]\}$ |

set 1 afterwards
(empty)

| $\{\operatorname{array}[6], \operatorname{array}[7]\}$ |
| :--- |
| $\{\operatorname{array}[2], \operatorname{array}[3]\}$ |

## not the quiz problem

one cache block one cache block one cache bloc one cache block
$\ldots \overbrace{\operatorname{array}[0]} \operatorname{array[1]} \operatorname{array[2]} \operatorname{array[3]} \operatorname{array[4]} \operatorname{array[5]} \operatorname{array[6]} \operatorname{array[7]} \operatorname{arra} \cdot \ldots$
if 1-set 2-way cache instead of 2-set 1-way cache:

| memory access | single set with 2-ways, LRU first |
| :---: | :---: |
| - | ---, --- |
| read array [0] (miss) | ---, \{array [0], array [1]\} |
| read array [3] (miss) | \{array[0], array[1]\}, \{array[2], array[3]\} |
| read array [6] (miss) | \{array[2], array[3]\}, \{array[6], array[7]\} |
| read array [1] (miss) | \{array[6], array[7]\}, \{array[0], array[1]\} |
| read array [4] (miss) | \{array[0], array[1]\}, \{array[3], array [4]\} |
| read array [7] (miss) | \{array[3], array[4]\}, \{array[6], array[7]\} |
| read array [2] (miss) | \{array[6], array[7]\}, \{array[2], array[3]\} |
| read array [5] (miss) | \{array[2], array [3]\}, \{array [5], array [6]\} |
|  | , |

## C and cache misses (4)

```
typedef struct {
    int a_value, b_value;
    int other_values[6];
} item;
item items[5];
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 5; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 5; ++i)
    b_sum += items[i].b_value;
```

Assume everything but items is kept in registers (and the compiler does not do anything funny).

## C and cache misses (4, rewrite)

```
int array[40]
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 40; i += 8)
    a_sum += array[i];
for (int i = 1; i < 40; i += 8)
    b_sum += array[i];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny) and array starts at beginning of cache block.

How many data cache misses on a 2-way set associative 128B cache with 16B cache blocks and LRU replacement?

## C and cache misses (4, solution pt 1 )

 ints 4 byte $\rightarrow \operatorname{array[0~to~3]~and~array[16~to~19]~in~same~cache~set~}$ $64 \mathrm{~B}=16$ ints stored per way4 sets total
accessing $0,8,16,24,32,1,9,17,25,33$

## C and cache misses (4, solution pt 1 )

ints 4 byte $\rightarrow$ array $[0$ to 3 ] and array[ 16 to 19 ] in same cache set $64 \mathrm{~B}=16$ ints stored per way
4 sets total
accessing $0,8,16,24,32,1,9,17,25,33$
$0($ set 0$), 8(\operatorname{set} 2), 16(\operatorname{set} 0), 24(\operatorname{set} 2), 32(\operatorname{set} 0)$
$1(\operatorname{set} 0), 9(\operatorname{set} 2), 17(\operatorname{set} 0), 25(\operatorname{set} 2), 33(\operatorname{set} 0)$

## C and cache misses (4, solution pt 2 )

| access | set 0 after (LRU first) | result |  |
| :--- | :--- | :--- | :--- |
| - | -, - |  |  |
| array[0] | -, array[0 to 3] | miss |  |
| array[16] | array[0 to 3], array[16 to 19] | miss | 6 misses for set 0 |
| array[32] | array[16 to 19], array[32 to 35] | miss |  |
| array[1] | array[32 to 35], array[0 to 3] | miss |  |
| array[17] | array[0 to 3], array[16 to 19] | miss |  |
| array[32] | array[16 to 19], array[32 to 35] | miss |  |

## $C$ and cache misses (4, solution pt 3 )

| access | set 2 after (LRU first) | result |  |
| :--- | :--- | :--- | :--- |
| - | -, |  |  |
| array[8] | -, array[8 to 11] | miss | 2 misses for set 1 |
| array[24] | array[8 to 11], array[24 to 27] | miss |  |
| array[9] | array[8 to 11], array[24 to 27] | hit |  |
| array[25] | array[16 to 19], array[32 to 35] | hit |  |

## C and cache misses (3)

```
typedef struct {
        int a_value, b_value;
        int other_values[10];
} item;
item items[5];
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 5; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 5; ++i)
    b_sum += items[i].b_value;
```

observation: 12 ints in struct: only first two used
equivalent to accessing array[0], array[12], array[24], etc. then accessing array[1], array[13], array[25], etc.

## C and cache misses (3, rewritten?)

```
int array[60];
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 60; i += 12)
    a_sum += array[i];
for (int i = 1; i < 60; i += 12)
    b_sum += array[i];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny) and array at beginning of cache block.

How many data cache misses on a 128B two-way set associative cache with 16B cache blocks and LRU replacement? observation 1: first loop has 5 misses - first accesses to blocks observation 2: array[0] and array[1], array[12] and array[13], etc. in

## C and cache misses (3, solution)

ints 4 byte $\rightarrow$ array [0 to 3 ] and array[ 16 to 19] in same cache set $64 \mathrm{~B}=16$ ints stored per way
4 sets total
accessing array indices $0,12,24,36,48,1,13,25,37,49$
so access to $1,21,41,61,81$ all hits:
set 0 contains block with array[0 to 3]
set 5 contains block with array[20 to 23]
etc.

## C and cache misses (3, solution)

ints 4 byte $\rightarrow$ array [0 to 3 ] and array[ 16 to 19] in same cache set $64 \mathrm{~B}=16$ ints stored per way
4 sets total
accessing array indices $0,12,24,36,48,1,13,25,37,49$
so access to $1,21,41,61,81$ all hits:
set 0 contains block with array[0 to 3]
set 5 contains block with array[20 to 23]
etc.

## $C$ and cache misses (3, solution)

ints 4 byte $\rightarrow$ array[0 to 3] and array[16 to 19] in same cache set $64 \mathrm{~B}=16$ ints stored per way
4 sets total
accessing array indices $0,12,24,36,48,1,13,25,37,49$
0 (set 0 , array[0 to 3]), 12 (set 3 ), 24 (set 2 ), 36 (set 1 ), 48 (set 0 ) each set used at most twice no replacement needed
so access to $1,21,41,61,81$ all hits: set 0 contains block with array[0 to 3] set 5 contains block with array[20 to 23] etc.

## C and cache misses (3)

```
typedef struct {
    int a_value, b_value;
    int boring_values[126];
} item;
item items[8]; // 4 KB array
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 8; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 8; ++i)
    b_sum += items[i].b_value;
```

Assume everything but items is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 2 KB direct-mapped cache with 16R rarho hlockc?

## C and cache misses (3, rewritten?)

item array[1024]; // 4 KB array
int a_sum = 0, b_sum = 0;
for (int i $=0$; i < 1024; i += 128)
a_sum += array[i];
for (int i = 1; i < 1024; i += 128) b_sum += array[i];

## C and cache misses (4)

```
typedef struct {
    int a_value, b_value;
    int boring_values[126];
} item;
item items[8]; // 4 KB array
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 8; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 8; ++i)
    b_sum += items[i].b_value;
```

Assume everything but items is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 4-way set associative 2 KB diroct-manned carhe with 16R rache hlockc?

## thinking about cache storage (1)

2 KB direct-mapped cache with 16B blocks -
set 0 : address 0 to $15,(0$ to 15$)+2 \mathrm{~KB},(0$ to 15$)+4 \mathrm{~KB}, \ldots$
set 1 : address 16 to 31 , $(16$ to 31$)+2 \mathrm{~KB},(16$ to 31$)+4 \mathrm{~KB}, \ldots$
set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ...

## thinking about cache storage (1)

2 KB direct-mapped cache with 16B blocks -
set 0 : address 0 to $15,(0$ to 15$)+2 \mathrm{~KB},(0$ to 15$)+4 \mathrm{~KB}, \ldots$
set 1 : address 16 to 31 , $(16$ to 31$)+2 \mathrm{~KB},(16$ to 31$)+4 \mathrm{~KB}, \ldots$
set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ...

## thinking about cache storage (1)

2KB direct-mapped cache with 16B blocks -
set 0 : address 0 to $15,(0$ to 15$)+2 \mathrm{~KB},(0$ to 15$)+4 \mathrm{~KB}, \ldots$ block at 0: array[0] through array[3]
set 1: address 16 to 31 , $(16$ to 31$)+2 \mathrm{~KB},(16$ to 31$)+4 \mathrm{~KB}, \ldots$ block at 16: array[4] through array[7]
set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ... block at 2032: array[508] through array [511]

## thinking about cache storage (1)

2KB direct-mapped cache with 16B blocks -
set 0 : address 0 to $15,(0$ to 15$)+2 \mathrm{~KB},(0$ to 15$)+4 \mathrm{~KB}, \ldots$
block at 0: array[0] through array[3]
block at $0+2 \mathrm{~KB}$ : array[512] through array [515]
set 1: address 16 to 31 , $(16$ to 31$)+2 \mathrm{~KB},(16$ to 31$)+4 \mathrm{~KB}, \ldots$ block at 16: array[4] through array[7] block at $16+2 \mathrm{~KB}$ : array[516] through array[519]
set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ... block at 2032: array[508] through array[511] block at $2032+2 \mathrm{~KB}$ : array[1020] through array[1023]

## thinking about cache storage (2)

2KB 2-way set associative cache with 16B blocks: block addresses
set 0 : address $0,0+2 K B, 0+4 K B, \ldots$
set 1: address $16,16+2 \mathrm{~KB}, 16+4 \mathrm{~KB}, \ldots$
set 63: address 1008, $2032+2 \mathrm{~KB}, 2032+4 \mathrm{~KB} .$.

## thinking about cache storage (2)

2KB 2-way set associative cache with 16B blocks: block addresses
set 0 : address $0,0+2 \mathrm{~KB}, 0+4 \mathrm{~KB}, \ldots$ block at 0: array[0] through array[3]
set 1: address $16,16+2 \mathrm{~KB}, 16+4 \mathrm{~KB}, \ldots$ address 16: array[4] through array[7]
set 63: address $1008,2032+2 \mathrm{~KB}, 2032+4 \mathrm{~KB} . .$. address 1008: array[252] through array[255]

## thinking about cache storage (2)

2KB 2-way set associative cache with 16B blocks: block addresses

```
set 0: address 0, 0 + 2KB, 0 + 4KB, ...
    block at 0: array[0] through array[3]
        block at 0+1KB: array[256] through array[259]
        block at 0+2KB: array[512] through array[515]
```

set 1: address $16,16+2 \mathrm{~KB}, 16+4 \mathrm{~KB}, \ldots$ address 16: array[4] through array[7]
set 63: address 1008, $2032+2 \mathrm{~KB}, 2032+4 \mathrm{~KB} . .$.
address 1008: array[252] through array[255]

## thinking about cache storage (2)

2KB 2-way set associative cache with 16B blocks: block addresses

```
set 0: address 0, 0 + 2KB, 0 + 4KB, ...
    block at 0: array[0] through array[3]
        block at 0+1KB: array[256] through array[259]
        block at 0+2KB: array[512] through array[515]
```

set 1: address $16,16+2 \mathrm{~KB}, 16+4 \mathrm{~KB}, \ldots$ address 16: array[4] through array[7]
set 63: address $1008,2032+2 \mathrm{~KB}, 2032+4 \mathrm{~KB} .$.
address 1008: array[252] through array[255]

## misses with skipping

int array1[512]; int array2[512];
for (int $\mathbf{i}=0 ; i<512 ; i+=1)$

$$
\text { sum }+=\operatorname{array} 1[i] * \operatorname{array} 2[i] ;
$$

\}
Assume everything but array1, array2 is kept in registers (and the compiler does not do anything funny).

About how many data cache misses on a 2 KB direct-mapped cache with 16B cache blocks?
Hint: depends on relative placement of array1, array2

## best/worst case

array1[i] and array2 [i] always different sets:
$=$ distance from array 1 to array 2 not multiple of $\#$ sets $\times$ bytes $/$ set
2 misses every $4 i$
blocks of 4 array $1[X]$ values loaded, then used 4 times before loading next block
(and same for array2[X])
array1[i] and array2 [i] same sets:
$=$ distance from array 1 to array 2 is multiple of $\#$ sets $\times$ bytes/set 2 misses every i
block of 4 array $1[X]$ values loaded, one value used from it, then, block of 4 array $2[X]$ values replaces it, one value used from it, ...

## worst case in practice?

two rows of matrix?
often sizeof(row) bytes apart
if the row size is multiple of number of sets $\times$ bytes per block, oops!

## arrays and cache misses (3)

```
int sum; int array[1024]; // 4KB array
for (int i = 8; i < 1016; i += 1) {
int local_sum = 0;
for (int j = i - 8; j < i + 8; j += 1) {
        local_sum += array[i] * (j - i);
}
sum += (local_sum - array[i]);
}
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on initially empty 2 KB direct-mapped cache with 16B cache blocks?

## Tag-Index-Offset exercise

```
m
E
S=2
s
B=2
b
t=m-(s+b) tag bits
C=B\timesS\timesE cache size (excluding metadata)
My desktop:
```

L1 Data Cache: 32 KB, 8 blocks/set, 64 byte blocks
L2 Cache: 256 KB, 4 blocks/set, 64 byte blocks
L3 Cache: $8 \mathrm{MB}, 16$ blocks/set, 64 byte blocks
Divide the address $0 \times 34567$ into tag, index, offset for each cache.

## T-I-O exercise: L1

| quantity | value for L 1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |
|  | $B=2^{b}(b$ : block offset bits) |

## T-I-O exercise: L1

| quantity | value for L1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |
|  | $B=2^{b}(b$ : block offset bits) |
| block offset bits | $b=6$ |

## T-I-O exercise: L1

| quantity | value for L1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |

$$
B=2^{b}(b: \text { block offset bits })
$$

block offset bits $\quad b=6$
blocks/set (given) $E=8$
cache size (given) $C=32 \mathrm{~KB}=E \times B \times S$

## T-I-O exercise: L1

| quantity | value for L1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |
|  | $B=2^{b}(b$ : block offset bits) |

block offset bits $\quad b=6$
blocks/set (given) $E=8$
cache size (given) $C=32 \mathrm{~KB}=E \times B \times S$
$S=\frac{C}{B \times E}(S:$ number of sets $)$

## T-I-O exercise: L1

| quantity | value for L1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |

$$
B=2^{b}(b: \text { block offset bits })
$$

block offset bits $\quad b=6$

| blocks/set (given) | $E=8$ |
| :--- | :--- |
| cache size (given) | $C=32 \mathrm{~KB}=E \times B \times S$ |
|  | $S=\frac{C}{B \times E}(S:$ number of sets) |
| number of sets | $S=\frac{32 \mathrm{~KB}}{64 \mathrm{Byte} \times 8}=64$ |

## T-I-O exercise: L1

| quantity | value for L1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |

$$
B=2^{b}(b: \text { block offset bits })
$$

block offset bits $\quad b=6$
blocks/set (given) $E=8$
cache size (given) $C=32 \mathrm{~KB}=E \times B \times S$

| number of sets | $S=\frac{C}{B \times E}(S:$ number of sets $)$ |
| :--- | :--- |
| set index bits | $S=\frac{32 \mathrm{~KB}}{64 \text { Byte } \times 8}=64$ |
|  | $S=2^{s}(s:$ set index bits $)$ |
|  | $s=\log _{2}(64)=6$ |

## T-I-O results

|  | L1 | L2 | L3 |
| :--- | :--- | :--- | :--- |
| sets | 64 | 1024 | 8192 |
| block offset bits | 6 | 6 | 6 |
| set index bits | 6 | 10 | 13 |
| tag bits |  | (the rest) |  |

## T-I-O: splitting

| L1 L2 L3 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| block offset bits 6 6 6 <br> set index bits 6 10 13 <br> tag bits (the rest)   |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| $0 \times 34567$ : | 3 | 4 | 5 | 6 | 7 |
|  | 0011 | 10100 | 0101 | 0110 | 0111 |
| bits 0-5 (all | fsets | ): 1001 | $1=$ |  |  |

## T-I-O: splitting

| L1 L2 L3 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| block offset bits 6 6 6 <br> set index bits 6 10 13 <br> tag bits (the rest)   |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| 0x34567: | 3 | 4 | 5 | 6 | 7 |
|  | 0011 | 10100 | 0101 | 0110 | 0111 |
| bits 0-5 (all offsets): $100111=0 \times 27$ |  |  |  |  |  |

## T-I-O: splitting

| L1 L2 L3 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| block offset bits 6 6 6 <br> set index bits 6 10 13 <br> tag bits (the rest)   |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| 0x34567: | 3 | 4 | 5 | 6 | 7 |
|  | 0011 | 10100 | 0101 | 0110 | 0111 |
| bits 0-5 (all offsets): $100111=0 \times 27$ |  |  |  |  |  |
| L1: |  |  |  |  |  |

bits 6-11 (L1 set): $010101=0 \times 15$
bits 12 - (L1 tag): $0 \times 34$

## T-I-O: splitting

|  | L1 | L2 | L3 |
| :--- | :--- | :--- | :--- |
| block offset bits | 6 | 6 | 6 |
| set index bits | 6 | 10 | 13 |
| tag bits | (the rest) |  |  |

$\begin{array}{lccccc} & 0 \times 34567: & 3 & 4 & 5 & 6 \\ & 0011 & 0100 & 0101 & 0110 & 0111\end{array}$
bits 0-5 (all offsets): $100111=0 \times 27$
L1:
bits 6-11 (L1 set): $010101=0 \times 15$
bits 12 - (L1 tag): $0 \times 34$

## T-I-O: splitting

| L1 L2 L3 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| block offset bits 6 |  | 666 |  |  |  |
| set index bits 6 |  | $6 \quad 10 \quad 13$ |  |  |  |
| tag bits (the rest) |  |  |  |  |  |
| $0 \times 34567$. | 3 | 4 | 5 | 6 | 7 |
| 0x34567. | 0011 | 10100 | 0101 | 0110 | 0111 |

bits 0-5 (all offsets): $100111=0 \times 27$
L2:
bits 6-15 (set for L2): $0100010101=0 \times 115$ bits 16-: $0 \times 3$

## T-I-O: splitting


bits 6-15 (set for L2): $0100010101=0 \times 115$ bits 16-: 0x3

## T-I-O: splitting

| L1 L2 L3 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| block offset bits 6 6 6 <br> set index bits 6 10 13 <br> tag bits (the rest)   |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| 0x34567: | 3 | 4 | 5 | 6 | 7 |
|  | 0011 | 10100 | 0101 | 0110 | 0111 |

bits 0-5 (all offsets): $100111=0 \times 27$
L3:
bits 6-18 (set for L3): $0110100010101=0 \times D 15$ bits 18-: $0 \times 0$

## cache operation (associative)

111001


## cache operation (associative)

111001


## cache operation (associative)

111001


## backup slides - cache performance

## cache miss types

common to categorize misses:
roughly "cause" of miss assuming cache block size fixed
compulsory (or cold) — first time accessing something adding more sets or blocks/set wouldn't change
conflict - sets aren't big/flexible enough
a fully-associtive (1-set) cache of the same size would have done better
capacity - cache was not big enough
coherence - from sync'ing cache with other caches only issue with multiple cores

## making any cache look bad

1. access enough blocks, to fill the cache
2. access an additional block, replacing something
3. access last block replaced
4. access last block replaced
5. access last block replaced
but - typical real programs have locality

## cache optimizations

(assuming typical locality + keeping cache size constant if possible...)
increase cache size increase associativity increase block size add secondary cache write-allocate writeback LRU replacement prefetching
miss rate hit time miss penalty
better worse -
better worse worse?
depends worse worse
better
better - ?

-     - ?
better ? worse?
better prefetching $=$ guess what program will use, access in advance average time $=$ hit time + miss rate $\times$ miss penalty


## cache optimizations by miss type

(assuming other listed parameters remain constant) capacity conflict compulsory
increase cache size increase associativity fewer misses
fewer misses
fewer misses
more misses?
more misses?
fewer misses

LRU replacement prefetching
fewer misses
$\qquad$

## average memory access time

AMAT $=$ hit time + miss penalty $\times$ miss rate
or AMAT $=$ hit time $\times$ hit rate + miss time $\times$ miss rate
effective speed of memory

## AMAT exercise (1)

90\% cache hit rate
hit time is 2 cycles
30 cycle miss penalty
what is the average memory access time?
suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles
how much do we have to increase the hit rate for this to not increase AMAT?

## AMAT exercise (1)

90\% cache hit rate
hit time is 2 cycles
30 cycle miss penalty
what is the average memory access time?
5 cycles
suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles
how much do we have to increase the hit rate for this to not increase AMAT?

## AMAT exercise (1)

90\% cache hit rate
hit time is 2 cycles
30 cycle miss penalty
what is the average memory access time?
5 cycles
suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles
how much do we have to increase the hit rate for this to not increase AMAT?

## exercise: AMAT and multi-level caches

suppose we have L1 cache with
3 cycle hit time
90\% hit rate
and an L2 cache with
10 cycle hit time
$80 \%$ hit rate (for accesses that make this far)
(assume all accesses come via this L1)
and main memory has a 100 cycle access time
assume when there's an cache miss, the next level access starts after the hit time
e.g. an access that misses in L1 and hits in L2 will take $10+3$ cycles what is the average memory access time for the L1 cache?

## exercise: AMAT and multi-level caches

suppose we have L1 cache with
3 cycle hit time
90\% hit rate
and an L2 cache with
10 cycle hit time
$80 \%$ hit rate (for accesses that make this far)
(assume all accesses come via this L1)
and main memory has a 100 cycle access time
assume when there's an cache miss, the next level access starts after the hit time
e.g. an access that misses in L1 and hits in L2 will take $10+3$ cycles what is the average memory access time for the L1 cache?

## exercise: AMAT and multi-level caches

suppose we have L1 cache with
3 cycle hit time
90\% hit rate
and an L2 cache with
10 cycle hit time
$80 \%$ hit rate (for accesses that make this far)
(assume all accesses come via this L1)
and main memory has a 100 cycle access time
assume when there's an cache miss, the next level access starts after the hit time
e.g. an access that misses in L1 and hits in L2 will take $10+3$ cycles what is the average memory access time for the L1 cache?

## approximate miss analysis

very tedious to precisely count cache misses
even more tedious when we take advanced cache optimizations into account
instead, approximations:
good or bad temporal/spatial locality good temporal locality: value stays in cache good spatial locality: use all parts of cache block
with nested loops: what does inner loop use? intuition: values used in inner loop loaded into cache once (that is, once each time the inner loop is run) ...if they can all fit in the cache

## approximate miss analysis

very tedious to precisely count cache misses
even more tedious when we take advanced cache optimizations into account
instead, approximations:
good or bad temporal/spatial locality good temporal locality: value stays in cache good spatial locality: use all parts of cache block
with nested loops: what does inner loop use? intuition: values used in inner loop loaded into cache once (that is, once each time the inner loop is run) ...if they can all fit in the cache

## locality exercise (1)

```
/* version 1 */
for (int i = 0; i < N; ++i)
    for (int j = 0; j < N; ++j)
        A[i] += B[j] * C[i * N + j]
/* version 2 */
for (int j = 0; j < N; ++j)
    for (int i = 0; i < N; ++i)
        A[i] += B[j] * C[i * N + j];
```

exercise: which has better temporal locality in $A$ ? in $B$ ? in $C$ ? how about spatial locality?

## exercise: miss estimating (1)

```
for (int i = 0; i < N; ++i)
    for (int j = 0; j < N; ++j)
    A[i] += B[j] * C[i * N + j]
```

Assume: 4 array elements per block, N very large, nothing in cache at beginning.

Example: $N / 4$ estimated misses for A accesses:
$\mathrm{A}[\mathrm{i}]$ should always be hit on all but first iteration of inner-most loop. first iter: $A[i]$ should be hit about $3 / 4$ s of the time (same block as $A[i-1]$ that often)

Exericse: estimate \# of misses for $B, C$

## a note on matrix storage

## $A-N \times N$ matrix

represent as array
makes dynamic sizes easier:

```
float A_2d_array[N][N];
float *A_flat = malloc(N * N);
```

A_flat $[i \star N+j]===A \_2 d \_a r r a y[i][j]$

## convertion re: rows/columns

going to call the first index rows
$A_{i, j}$ is A row i , column j
rows are stored together
this is an arbitrary choice

## $5 \times 5$ array and 4 -element cache blocks

| $\operatorname{array}[0 \star 5+0]$ | $\operatorname{array}[0 \star 5+1]$ | $\operatorname{array}[0 \star 5+2]$ | $\operatorname{array}[0 \star 5+3]$ | $\operatorname{array}[0 \star 5+4]$ |
| :--- | :--- | :--- | :--- | :--- |
| $\operatorname{array}[1 \star 5+0]$ | $\operatorname{array}[1 \star 5+1]$ | $\operatorname{array}[1 \star 5+2]$ | $\operatorname{array}[1 \star 5+3]$ | $\operatorname{array}[1 \star 5+4]$ |
| $\operatorname{array}[2 \star 5+0]$ | $\operatorname{array}[2 \star 5+1]$ | $\operatorname{array}[2 \star 5+2]$ | $\operatorname{array}[2 \star 5+3]$ | $\operatorname{array}[2 \star 5+4]$ |
| $\operatorname{array}[3 \star 5+0]$ | $\operatorname{array}[3 \star 5+1]$ | $\operatorname{array}[3 \star 5+2]$ | $\operatorname{array}[3 \star 5+3]$ | $\operatorname{array}[3 \star 5+4]$ |
| $\operatorname{array}[4 \star 5+0]$ | $\operatorname{array}[4 \star 5+1]$ | $\operatorname{array}[4 \star 5+2]$ | $\operatorname{array}[4 \star 5+3]$ | $\operatorname{array}[4 \star 5+4]$ |

## $5 \times 5$ array and 4 -element cache blocks

| $\operatorname{array}[0 \star 5+0]$ | $\operatorname{array}[0 \star 5+1]$ | $\operatorname{array}[0 \star 5+2]$ | $\operatorname{array}[0 \star 5+3]$ | $\operatorname{array}[0 \star 5+4]$ |
| :--- | :--- | :--- | :--- | :--- |
| $\operatorname{array}[1 \star 5+0]$ | $\operatorname{array}[1 \star 5+1]$ | $\operatorname{array}[1 \star 5+2]$ | $\operatorname{array}[1 \star 5+3]$ | $\operatorname{array}[1 \star 5+4]$ |
| $\operatorname{array}[2 \star 5+0]$ | $\operatorname{array}[2 \star 5+1]$ | $\operatorname{array}[2 \star 5+2]$ | $\operatorname{array}[2 \star 5+3]$ | $\operatorname{array}[2 \star 5+4]$ |
| $\operatorname{array}[3 \star 5+0]$ | $\operatorname{array}[3 \star 5+1]$ | $\operatorname{array}[3 \star 5+2]$ | $\operatorname{array}[3 \star 5+3]$ | $\operatorname{array}[3 \star 5+4]$ |
| $\operatorname{array}[4 \star 5+0]$ | $\operatorname{array}[4 \star 5+1]$ | $\operatorname{array}[4 \star 5+2]$ | $\operatorname{array}[4 \star 5+3]$ | $\operatorname{array}[4 \star 5+4]$ |

if array starts on cache block first cache block $=$ first elements all together in one row!

## $5 \times 5$ array and 4 -element cache blocks

| $\operatorname{array}[0 \star 5+0]$ | $\operatorname{array}[0 \star 5+1]$ | $\operatorname{array}[0 \star 5+2]$ | $\operatorname{array}[0 \star 5+3]$ | $\operatorname{array}[0 \star 5+4]$ |
| :--- | :--- | :--- | :--- | :--- |
| $\operatorname{array}[1 \star 5+0]$ | $\operatorname{array}[1 \star 5+1]$ | $\operatorname{array}[1 \star 5+2]$ | $\operatorname{array}[1 \star 5+3]$ | $\operatorname{array}[1 \star 5+4]$ |
| $\operatorname{array}[2 \star 5+0]$ | $\operatorname{array}[2 \star 5+1]$ | $\operatorname{array}[2 \star 5+2]$ | $\operatorname{array}[2 \star 5+3]$ | $\operatorname{array}[2 \star 5+4]$ |
| $\operatorname{array}[3 \star 5+0]$ | $\operatorname{array}[3 \star 5+1]$ | $\operatorname{array}[3 \star 5+2]$ | $\operatorname{array}[3 \star 5+3]$ | $\operatorname{array}[3 \star 5+4]$ |
| $\operatorname{array}[4 \star 5+0]$ | $\operatorname{array}[4 \star 5+1]$ | $\operatorname{array}[4 \star 5+2]$ | $\operatorname{array}[4 \star 5+3]$ | $\operatorname{array}[4 \star 5+4]$ |

second cache block:
1 from row 0
3 from row 1

## $5 \times 5$ array and 4 -element cache blocks

| $\operatorname{array}[0 \star 5+0]$ | $\operatorname{array}[0 \star 5+1]$ | $\operatorname{array}[0 \star 5+2]$ | $\operatorname{array}[0 \star 5+3]$ | $\operatorname{array}[0 \star 5+4]$ |
| :--- | :--- | :--- | :--- | :--- |
| $\operatorname{array}[1 \star 5+0]$ | $\operatorname{array}[1 \star 5+1]$ | $\operatorname{array}[1 \star 5+2]$ | $\operatorname{array}[1 \star 5+3]$ | $\operatorname{array}[1 \star 5+4]$ |
| $\operatorname{array}[2 \star 5+0]$ | $\operatorname{array}[2 \star 5+1]$ | $\operatorname{array}[2 \star 5+2]$ | $\operatorname{array}[2 \star 5+3]$ | $\operatorname{array}[2 \star 5+4]$ |
| $\operatorname{array}[3 \star 5+0]$ | $\operatorname{array}[3 \star 5+1]$ | $\operatorname{array}[3 \star 5+2]$ | $\operatorname{array}[3 \star 5+3]$ | $\operatorname{array}[3 \star 5+4]$ |
| $\operatorname{array}[4 \star 5+0]$ | $\operatorname{array}[4 \star 5+1]$ | $\operatorname{array}[4 \star 5+2]$ | $\operatorname{array}[4 \star 5+3]$ | $\operatorname{array}[4 \star 5+4]$ |

## $5 \times 5$ array and 4 -element cache blocks

| $\operatorname{array}[0 \star 5+0]$ | $\operatorname{array}[0 \star 5+1]$ | $\operatorname{array}[0 \star 5+2]$ | $\operatorname{array}[0 \star 5+3]$ | $\operatorname{array}[0 \star 5+4]$ |
| :--- | :--- | :--- | :--- | :--- |
| $\operatorname{array}[1 \star 5+0]$ | $\operatorname{array}[1 \star 5+1]$ | $\operatorname{array}[1 \star 5+2]$ | $\operatorname{array}[1 \star 5+3]$ | $\operatorname{array}[1 \star 5+4]$ |
| $\operatorname{array}[2 \star 5+0]$ | $\operatorname{array}[2 \star 5+1]$ | $\operatorname{array}[2 \star 5+2]$ | $\operatorname{array}[2 \star 5+3]$ | $\operatorname{array}[2 \star 5+4]$ |
| $\operatorname{array}[3 \star 5+0]$ | $\operatorname{array}[3 \star 5+1]$ | $\operatorname{array}[3 \star 5+2]$ | $\operatorname{array}[3 \star 5+3]$ | $\operatorname{array}[3 \star 5+4]$ |
| $\operatorname{array}[4 \star 5+0]$ | $\operatorname{array}[4 \star 5+1]$ | $\operatorname{array}[4 \star 5+2]$ | $\operatorname{array}[4 \star 5+3]$ | $\operatorname{array}[4 \star 5+4]$ |

generally: cache blocks contain data from 1 or 2 rows $\rightarrow$ better performance from reusing rows

## matrix multiply

$$
C_{i j}=\sum_{k=1}^{n} A_{i k} \times B_{k j}
$$

/* version 1: inner loop is $k$, middle is $j$ */
for (int i = 0; i < N; ++i)
for (int $j=0 ; j<N ;++j)$
for (int $k=0 ; k<N ;++k)$
$C[i * N+j]+=A[i * N+k] * B[k * N+j] ;$

## matrix multiply

$$
C_{i j}=\sum_{k=1}^{n} A_{i k} \times B_{k j}
$$

/* version 1: inner loop is $k$, middle is $j * /$
for (int $\mathbf{i}=0 ; i<N ;++i)$
for (int $j=0 ; j<N ;++j)$
for (int $k=0 ; k<N ;++k)$
$C[i * N+j]+=A[i * N+k] * B[k * N+j] ;$
/* version 2: outer loop is k, middle is i */ for (int $k=0 ; k<N ;++k)$

$$
\begin{aligned}
& \text { for (int } i=0 ; i<N ;++i) \\
& \quad \text { for }(i n t j=0 ; j<N ;++j) \\
& \quad C[i * N+j]+=A[i \star N+k] \star B[k \star N+j] ;
\end{aligned}
$$

## loop orders and locality

loop body: $C_{i j}+=A_{i k} B_{k j}$
kij order: $C_{i j}, B_{k j}$ have spatial locality
kij order: $A_{i k}$ has temporal locality
... better than ...
$i j k$ order: $A_{i k}$ has spatial locality
$i j k$ order: $C_{i j}$ has temporal locality

## loop orders and locality

loop body: $C_{i j}+=A_{i k} B_{k j}$
kij order: $C_{i j}, B_{k j}$ have spatial locality
kij order: $A_{i k}$ has temporal locality
... better than ...
$i j k$ order: $A_{i k}$ has spatial locality
$i j k$ order: $C_{i j}$ has temporal locality

## matrix multiply

$$
C_{i j}=\sum_{k=1}^{n} A_{i k} \times B_{k j}
$$

/* version 1: inner loop is $k$, middle is $j * /$
for (int $\mathbf{i}=0 ; i<N ;++i)$
for (int $j=0 ; j<N ;++j)$
for (int $k=0 ; k<N ;++k)$
$C[i * N+j]+=A[i * N+k] * B[k * N+j] ;$
/* version 2: outer loop is k, middle is i */ for (int $k=0 ; k<N ;++k)$

$$
\begin{aligned}
& \text { for (int } i=0 ; i<N ;++i) \\
& \quad \text { for }(i n t j=0 ; j<N ;++j) \\
& \quad C[i * N+j]+=A[i \star N+k] \star B[k \star N+j] ;
\end{aligned}
$$

## matrix multiply

$$
C_{i j}=\sum_{k=1}^{n} A_{i k} \times B_{k j}
$$

/* version 1: inner loop is $k$, middle is $j * /$
for (int $\mathbf{i}=0 ; i<N ;++i)$
for (int $j=0 ; j<N ;++j)$
for (int $k=0 ; k<N ;++k)$
$C[i * N+j]+=A[i * N+k] * B[k * N+j] ;$
/* version 2: outer loop is k, middle is i */ for (int $k=0 ; k<N ;++k)$

$$
\begin{aligned}
& \text { for (int } i=0 ; i<N ;++i) \\
& \quad \text { for }(i n t j=0 ; j<N ;++j) \\
& \qquad C[i * N+j]+=A[i \star N+k] \star B[k \star N+j] ;
\end{aligned}
$$

## matrix multiply

$$
C_{i j}=\sum_{k=1}^{n} A_{i k} \times B_{k j}
$$

/* version 1: inner loop is k, middle is j*/
for (int $\mathbf{i}=0 ; i<N ;++i)$
for (int $j=0 ; j<N ;++j)$
for (int $k=0 ; k<N ;++k)$
$C[i * N+j]+=A[i \star N+k] * B[k \star N+j] ;$
/* version 2: outer loop is k, middle is i */ for (int $k=0 ; k<N ;++k)$
for (int $i=0 ; i<N ;++i)$

$$
\begin{aligned}
& \text { for (int } j=0 ; j<N ;++j) \\
& \quad C[i \star N+j]+=A[i \star N+k] \star B[k \star N+j]
\end{aligned}
$$

## which is better?

$$
C_{i j}=\sum_{k=1}^{n} A_{i k} \times B_{k j}
$$

```
/* version 1: inner loop is k, middle is j*/
for (int i = 0; i < N; ++i)
    for (int j = 0; j < N; ++j)
        for (int k = 0; k < N; ++k)
            C[i*N+j] += A[i * N + k] * B[k * N + j];
```

```
/* version 2: outer loop is k, middle is i */
for (int k = 0; k < N; ++k)
    for (int i = 0; i < N; ++i)
        for (int j = 0; j < N; ++j)
            C[i*N+j] += A[i * N + k] * B[k * N + j];
```

exercise: Which version has better spatial/temporal locality for...

## array usage: $i j k$ order


for all $i$ : for all $j$ : for all $k$ :

$$
C_{i j}+=A_{i k} \times B_{k j}
$$


if $N$ large:
using $C_{i j}$ many times per load into cache using $A_{i k}$ once per load-into-cache
(but using $A_{i, k+1}$ right after) using $B_{k j}$ once per load into cache

## array usage: $i j k$ order


for all $i$ :
for all $j$ :
for all $k$ :

$$
C_{i j}+=A_{i k} \times B_{k j}
$$


looking only at innermost loop:
good spatial locality in A
(rows stored together = reuse cache blocks) bad spatial locality in B
(use each cache block once)
no useful spatial locality in C

## array usage: $i j k$ order


$A_{x 0} \quad A_{x N}$
for all $i$ :
for all $j$ : for all $k$ :

$$
C_{i j}+=A_{i k} \times B_{k j}
$$


looking only at innermost loop: temporal locality in C
bad temporal locality in everything else (everything accessed exactly once)

## array usage: $i j k$ order


$A_{x 0} \quad A_{x N}$
for all $i$ :
for all $j$ :
for all $k$ :

$$
C_{i j}+=A_{i k} \times B_{k j}
$$

looking only at innermost loop: row of A (elements used once) column of $B$ (elements used once) single element of $C$ (used many times)

## array usage: $i j k$ order




$$
C_{i 0} \text { to } C_{i N}
$$

looking only at two innermost loops together: some temporal locality in A (column reused) some temporal locality in B (row reused) some temporal locality in C (row reused)

## array usage: kij order


for all $k$ :
for all $i$ :
for all $j$ :

$$
C_{i j}+=A_{i k} \times B_{k j}
$$


if $N$ large:
using $C_{i j}$ once per load into cache (but using $C_{i, j+1}$ right after)
using $A_{i k}$ many times per load-into-cache using $B_{k j}$ once per load into cache (but using $B_{k, j+1}$ right after)

## array usage: kij order


for all $k$ :
for all $i$ :
for all $j$ :

$$
C_{i j}+=A_{i k} \times B_{k j}
$$



$$
C_{i 0} \text { to } C_{i N}
$$

spatial locality in B, C (use most of loaded $B, C$ cache blocks) no useful spatial locality in $A$ (rest of A's cache block wasted)

## array usage: kij order



$$
C_{i 0} \text { to } C_{i N}
$$

for all $k$ : for all $i$ : for all $j$ :

$$
C_{i j}+=A_{i k} \times B_{k j}
$$

looking only at innermost loop: temporal locality in A no temporal locality in B, C
(B, C values used exactly once)

## array usage: kij order


looking only at innermost loop: processing one element of A (use many times) row of $B$ (each element used once) column of C (each element used once)

## array usage: kij order


for all $k$ :
for all $i$ :
for all $j$ :
$C_{i j}+=A_{i k} \times B_{k j}$
$A_{x 0} \quad A_{x N}$

$$
C_{i j}+=A_{i k} \times B_{k j}
$$



looking only at two innermost loops together: good temporal locality in A (column reused) good temporal locality in B (row reused) bad temporal locality in C (nothing reused)

## matrix multiply

$$
C_{i j}=\sum_{k=1}^{n} A_{i k} \times B_{k j}
$$

/* version 1: inner loop is k, middle is j*/
for (int $\mathbf{i}=0 ; i<N ;++i)$
for (int $j=0 ; j<N ;++j)$
for (int $k=0 ; k<N ;++k)$
$C[i * N+j]+=A[i \star N+k] * B[k \star N+j] ;$
/* version 2: outer loop is k, middle is i */ for (int $k=0 ; k<N ;++k)$

$$
\begin{aligned}
& \text { for (int } i=0 ; i<N ;++i) \\
& \quad \text { for }(i n t j=0 ; j<N ;++j) \\
& \quad C[i \star N+j]+=A[i \star N+k] \star B[k \star N+j]
\end{aligned}
$$

## performance (with $A=B$ )


billions of cycles


## alternate view 1: cycles/instruction



## alternate view 2: cycles/operation



## counting misses: version 1

```
for (int i = 0; i < N; ++i)
    for (int j = 0; j < N; ++j)
    for (int k = 0; k < N; ++k)
        C[i * N + j] += A[i * N + k] * B[k * N + j];
```

if $N$ really large
assumption: can't get close to storing $N$ values in cache at once
for A: about $N \div$ block size misses per k-loop total misses: $N^{3} \div$ block size
for B: about $N$ misses per k-loop total misses: $N^{3}$
for C : about $1 \div$ block size miss per k-loop total misses: $N^{2} \div$ block size

## counting misses: version 2

```
for (int \(k=0 ; k<N ;++k)\)
    for (int i \(=0 ; i<N ;++i)\)
    for (int \(j=0 ; j<N ;++j)\)
    \(C[i * N+j]+=A[i * N+k] * B[k * N+j] ;\)
```

for $A$ : about 1 misses per j-loop total misses: $N^{2}$
for B: about $N \div$ block size miss per j-loop total misses: $N^{3} \div$ block size
for C : about $N \div$ block size miss per j-loop total misses: $N^{3} \div$ block size

## exercise: miss estimating (2)

```
for (int k = 0; k < 1000; k += 1)
    for (int i = 0; i < 1000; i += 1)
        for (int j = 0; j < 1000; j += 1)
        A[k*N+j] += B[i*N+j];
```

assuming: 4 elements per block
assuming: cache not close to big enough to hold 1 K elements
estimate: approximately how many misses for $A, B$ ?

## $L 1$ misses (with $A=B$ )



## L1 miss detail (1)



## L1 miss detail (2)



## addresses

| $B[k \star 114+j]$ | is at | 10 | 0000 | 0000 | 0100 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $B[k \star 114+j+1]$ | is at | 10 | 0000 | 0000 | 1000 |
| $B[(k+1) \star 114+j]$ | is at | 10 | 0011 | 1001 | 0100 |
| $B[(k+2) \star 114+j]$ | is at | 10 | 0101 | 0101 | 1100 |
| $\cdots$ |  |  |  |  |  |
| $B[(k+9) \star 114+j]$ | is at | 11 | 0000 | 0000 | 1100 |

## addresses

| $B[k \star 114+j]$ | is at | 10 | 0000 | 0000 | 0100 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $B[k \star 114+j+1]$ | is at | 10 | 0000 | 0000 | 1000 |
| $B[(k+1) \star 114+j]$ | is at | 10 | 0011 | 1001 | 0100 |
| $B[(k+2) \star 114+j]$ | is at | 10 | 0101 | 0101 | 1100 |
| $\cdots$ |  |  |  |  |  |
| $B[(k+9) \star 114+j]$ | is at | 11 | 0000 | 0000 | 1100 |

test system L1 cache: 6 index bits, 6 block offset bits

## conflict misses

powers of two - lower order bits unchanged
$B[k * 93+j]$ and $B[(k+11) \star 93+j]:$
1023 elements apart (4092 bytes; 63.9 cache blocks)
64 sets in L1 cache: usually maps to same set
$B[k \star 93+(j+1)]$ will not be cached (next $i$ loop)
even if in same block as $B[k * 93+j]$
how to fix? improve spatial locality
(maybe even if it requires copying)

## locality exercise (2)

```
/* version 2 */
for (int i = 0; i < N; ++i)
        for (int j = 0; j < N; ++j)
        A[i] += B[j] * C[i * N + j]
/* version 3 */
for (int ii = 0; ii < N; ii += 32)
        for (int jj = 0; jj < N; jj += 32)
        for (int i = ii; i < ij + 32; ++i)
        for (int j = jj; j < jj + 32; ++j)
        A[i] += B[j] * C[i * N + j];
```

exercise: which has better temporal locality in $A$ ? in $B$ ? in $C$ ? how about spatial locality?

## a transformation

for (int $k=0 ; k<N ; k+=1)$
for (int $\mathbf{i}=0 ; i<N ;++i)$
for (int $j=0 ; j<N ;++j)$
$C[i * N+j]+=A[i * N+k]$ * $B[k * N+j] ;$
for (int $k k=0 ; k k<N ; k k+=2$ )
for (int $k=k k ; k<k k+2 ;++k)$
for (int $i=0 ; i<N ;++i)$
for (int $j=0 ; j<N ;++j)$

$$
C[i \star N+j]+=A[i * N+k] \star B[k \star N+j] ;
$$

split the loop over $k$ - should be exactly the same (assuming even $N$ )

## a transformation

for (int k = 0; k < N ; k += 1)
for (int i $=0$; i < N; ++i)
for (int $j=0 ; j<N ;++j)$
$C[i * N+j]+=A[i * N+k] * B[k * N+j] ;$
for (int kk = 0; kk < N; kk += 2)

$$
\begin{aligned}
& \text { for (int } k=k k ; k<k k+2 ;++k) \\
& \text { for (int } i=0 ; i<N ;++i) \\
& \quad \text { for (int } j=0 ; j<N ;++j) \\
& \quad C[i * N+j]+=A[i \star N+k] * B[k * N+j] ;
\end{aligned}
$$

split the loop over $k$ - should be exactly the same (assuming even $N$ )

## simple blocking

```
for (int kk = 0; kk < N; kk += 2)
    /* was here: for (int k = kk; k < kk + 2; ++k) */
        for (int i = 0; i < N; ++i)
        for (int j = 0; j < N; ++j)
        /* load Aik, Aik+1 into cache and process: */
        for (int k = kk; k < kk + 2; ++k)
        C[i*N+j] += A[i*N+k] * B[k*N+j];
```

now reorder split loop - same calculations

## simple blocking

for (int kk = 0; kk < N; kk += 2)
/* was here: for (int $k=k k ; k<k k+2 ;++k$ ) */
for (int i = 0; i < N; ++i)
for (int $\mathrm{j}=0 ; \mathrm{j}<\mathrm{N} ;++\mathrm{j}$ )
/* load Aik, Aik+1 into cache and process: */ for (int $k=k k ; k<k k+2$; ++k)

$$
C[i * N+j]+=A[i * N+k] * B[k * N+j] ;
$$

now reorder split loop - same calculations
now handle $B_{i j}$ for $k+1$ right after $B_{i j}$ for $k$
(previously: $B_{i, j+1}$ for $k$ right after $B_{i j}$ for $k$ )

## simple blocking

```
for (int kk = 0; kk < N; kk += 2)
    /* was here: for (int \(k=k k ; k<k k+2 ;++k\) ) */
        for (int \(\mathrm{i}=0\); \(\mathrm{i}<\mathrm{N}\); ++i)
        for (int \(\mathrm{j}=0 ; \mathrm{j}<\mathrm{N} ;++\mathrm{j}\) )
        /* load Aik, Aik+1 into cache and process: */
        for (int \(k=k k ; k<k k+2\); ++k)
        \(C[i * N+j]+=A[i * N+k]\) * \(B[k * N+j] ;\)
```

now reorder split loop - same calculations
now handle $B_{i j}$ for $k+1$ right after $B_{i j}$ for $k$
(previously: $B_{i, j+1}$ for $k$ right after $B_{i j}$ for $k$ )

## simple blocking - expanded

```
for (int kk = 0; kk < N; kk += 2) {
    for (int i = 0; i < N; ++i) {
        for (int j = 0; j < N; ++j) {
        /* process a "block" of 2 k values: */
        C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
        C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
        }
    }
}
```


## simple blocking - expanded

```
for (int kk = 0; kk < N; kk += 2) {
    for (int i = 0; i < N; ++i) {
        for (int j = 0; j < N; ++j) {
            /* process a "block" of 2 k values: */
            C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
            C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
        }
    }
}
Temporal locality in \(C_{i j} \mathrm{~S}\)
```


## simple blocking - expanded

```
for (int kk = 0; kk < N; kk += 2) {
    for (int i = 0; i < N; ++i) {
        for (int j = 0; j < N; ++j) {
            /* process a "block" of 2 k values: */
            C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
            C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
        }
    }
}
```

More spatial locality in $A_{i k}$

## simple blocking - expanded

```
for (int kk = 0; kk < N; kk += 2) {
    for (int i = 0; i < N; ++i) {
        for (int j = 0; j < N; ++j) {
            /* process a "block" of 2 k values: */
            C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
            C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
        }
    }
}
```

Still have good spatial locality in $B_{k j}, C_{i j}$

## counting misses for $\mathbf{A}(1)$

```
for (int kk = 0; kk < N; kk += 2)
    for (int i = 0; i < N; i += 1)
    for (int j = 0; j < N; ++j) {
        C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
        C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
    }
```

access pattern for $A$ :
$\mathrm{A}\left[0^{*} \mathrm{~N}+0\right], \mathrm{A}\left[0^{*} \mathrm{~N}+1\right], \mathrm{A}\left[0^{*} \mathrm{~N}+0\right], \mathrm{A}[0 * \mathrm{~N}+1] \ldots$ (repeats N times)
$\mathrm{A}\left[1^{*} \mathrm{~N}+0\right], \mathrm{A}\left[1^{*} \mathrm{~N}+1\right], \mathrm{A}\left[1^{*} \mathrm{~N}+0\right], \mathrm{A}\left[1^{*} \mathrm{~N}+1\right] \ldots$ (repeats N times)

## counting misses for $A$ (1)

```
for (int kk = 0; kk < N; kk += 2)
    for (int i = 0; i < N; i += 1)
    for (int j = 0; j < N; ++j) {
    C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
    C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
    }
```

access pattern for A :
$\mathrm{A}\left[0^{*} \mathrm{~N}+0\right], \mathrm{A}\left[0^{*} \mathrm{~N}+1\right], \mathrm{A}\left[0^{*} \mathrm{~N}+0\right], \mathrm{A}\left[0^{*} \mathrm{~N}+1\right] \ldots$ (repeats N times $)$
$\mathrm{A}\left[1^{*} \mathrm{~N}+0\right], A\left[1^{*} \mathrm{~N}+1\right], A\left[1^{*} \mathrm{~N}+0\right], A\left[1^{*} \mathrm{~N}+1\right] \ldots($ repeats N times $)$
$\mathrm{A}\left[(\mathrm{N}-1)^{*} \mathrm{~N}+0\right], \mathrm{A}\left[(\mathrm{N}-1)^{*} \mathrm{~N}+1\right], \mathrm{A}\left[(\mathrm{N}-1)^{*} \mathrm{~N}+0\right], \mathrm{A}\left[(\mathrm{N}-1)^{*} \mathrm{~N}+1\right] \ldots$ $A\left[0^{*} N+2\right], A\left[0^{*} N+3\right], A\left[0^{*} N+2\right], A\left[0^{*} N+3\right] \ldots$

## counting misses for $A$ (1)

```
for (int kk = 0; kk < N; kk += 2)
    for (int i = 0; i < N; i += 1)
    for (int j = 0; j < N; ++j) {
    C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
    C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
    }
```

access pattern for A :
$\mathrm{A}\left[0^{*} \mathrm{~N}+0\right], \mathrm{A}\left[0^{*} \mathrm{~N}+1\right], \mathrm{A}\left[0^{*} \mathrm{~N}+0\right], \mathrm{A}\left[0^{*} \mathrm{~N}+1\right] \ldots$ (repeats N times $)$
$\mathrm{A}\left[1^{*} \mathrm{~N}+0\right], A\left[1^{*} \mathrm{~N}+1\right], A\left[1^{*} \mathrm{~N}+0\right], A\left[1^{*} \mathrm{~N}+1\right] \ldots($ repeats N times $)$
$\mathrm{A}\left[(\mathrm{N}-1)^{*} \mathrm{~N}+0\right], \mathrm{A}\left[(\mathrm{N}-1)^{*} \mathrm{~N}+1\right], \mathrm{A}\left[(\mathrm{N}-1)^{*} \mathrm{~N}+0\right], \mathrm{A}\left[(\mathrm{N}-1)^{*} \mathrm{~N}+1\right] \ldots$ $A\left[0^{*} N+2\right], A\left[0^{*} N+3\right], A\left[0^{*} N+2\right], A\left[0^{*} N+3\right] \ldots$

## counting misses for $\mathbf{A}$ (2)

$\mathrm{A}\left[0^{*} \mathrm{~N}+0\right], \mathrm{A}\left[0^{*} \mathrm{~N}+1\right], \mathrm{A}\left[0^{*} \mathrm{~N}+0\right], \mathrm{A}\left[0^{*} \mathrm{~N}+1\right] \ldots$ (repeats N times) $\mathrm{A}\left[1^{*} \mathrm{~N}+0\right], \mathrm{A}\left[1^{*} \mathrm{~N}+1\right], \mathrm{A}\left[1^{*} \mathrm{~N}+0\right], \mathrm{A}\left[1^{*} \mathrm{~N}+1\right] \ldots$ (repeats N times)

## counting misses for $\mathbf{A}$ (2)

$\mathrm{A}[0 * \mathrm{~N}+0], \mathrm{A}[0 * \mathrm{~N}+1], \mathrm{A}[0 * \mathrm{~N}+0], \mathrm{A}[0 * \mathrm{~N}+1] \ldots$ (repeats N times) $\mathrm{A}\left[1^{*} \mathrm{~N}+0\right], \mathrm{A}\left[1^{*} \mathrm{~N}+1\right], \mathrm{A}\left[1^{*} \mathrm{~N}+0\right], \mathrm{A}\left[1^{*} \mathrm{~N}+1\right] \ldots$ (repeats N times)
$\mathrm{A}\left[(\mathrm{N}-1)^{*} \mathrm{~N}+0\right], \mathrm{A}\left[(\mathrm{N}-1)^{*} \mathrm{~N}+1\right], \mathrm{A}\left[(\mathrm{N}-1)^{*} \mathrm{~N}+0\right], \mathrm{A}\left[(\mathrm{N}-1)^{*} \mathrm{~N}+1\right] \ldots$ $A[0 * N+2], A[0 * N+3], A[0 * N+2], A[0 * N+3] \ldots$
likely cache misses: only first iterations of $j$ loop
how many cache misses per iteration? usually one $\mathrm{A}[0 * \mathrm{~N}+0$ ] and $\mathrm{A}[0 * \mathrm{~N}+1]$ usually in same cache block

## counting misses for $\mathbf{A}$ (2)

$A\left[0^{*} N+0\right], A\left[0^{*} N+1\right], A\left[0^{*} N+0\right], A\left[0^{*} N+1\right] \ldots($ repeats $N$ times $)$
$A\left[1^{*} N+0\right], A\left[1^{*} N+1\right], A\left[1^{*} N+0\right], A\left[1^{*} N+1\right] \ldots($ repeats $N$ times $)$
$A\left[(\mathrm{~N}-1)^{*} \mathrm{~N}+0\right], A\left[(\mathrm{~N}-1)^{*} \mathrm{~N}+1\right], A\left[(\mathrm{~N}-1)^{*} \mathrm{~N}+0\right], A\left[(\mathrm{~N}-1)^{*} \mathrm{~N}+1\right] \ldots$ $A[0 * N+2], A[0 * N+3], A[0 * N+2], A[0 * N+3] \ldots$
likely cache misses: only first iterations of $j$ loop
how many cache misses per iteration? usually one
$\mathrm{A}\left[0^{*} \mathrm{~N}+0\right]$ and $\mathrm{A}\left[0^{*} \mathrm{~N}+1\right]$ usually in same cache block
about $\frac{N}{2} \cdot N$ misses total

## counting misses for $B$ (1)

```
for (int kk = 0; kk < N; kk += 2)
    for (int i = 0; i < N; i += 1)
    for (int j = 0; j < N; ++j) {
            C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
        C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
    }
```

access pattern for B :
$\mathrm{B}\left[0^{*} \mathrm{~N}+0\right], \mathrm{B}\left[1^{*} \mathrm{~N}+0\right], \ldots \mathrm{B}\left[0^{*} \mathrm{~N}+(\mathrm{N}-1)\right], \mathrm{B}\left[1^{*} \mathrm{~N}+(\mathrm{N}-1)\right]$
$B[2 * N+0], B[3 * N+0], \ldots B[2 * N+(N-1)], B[3 * N+(N-1)]$
$B\left[4^{*} N+0\right], B\left[5^{*} N+0\right], \ldots B\left[4^{*} N+(N-1)\right], B\left[5^{*} N+(N-1)\right]$
$B\left[0^{*} N+0\right], B\left[1^{*} N+0\right], \ldots B\left[0^{*} N+(N-1)\right], B\left[1^{*} N+(N-1)\right]$

## counting misses for $B$ (2)

access pattern for B :
$\mathrm{B}\left[0^{*} \mathrm{~N}+0\right], \mathrm{B}\left[1^{*} \mathrm{~N}+0\right], \ldots \mathrm{B}\left[0^{*} \mathrm{~N}+(\mathrm{N}-1)\right], \mathrm{B}\left[1^{*} \mathrm{~N}+(\mathrm{N}-1)\right]$
$\mathrm{B}\left[2^{*} \mathrm{~N}+0\right], \mathrm{B}\left[3^{*} \mathrm{~N}+0\right], \ldots \mathrm{B}\left[2^{*} \mathrm{~N}+(\mathrm{N}-1)\right], \mathrm{B}\left[3^{*} \mathrm{~N}+(\mathrm{N}-1)\right]$
$\mathrm{B}[4 * \mathrm{~N}+0], \mathrm{B}\left[55^{*} \mathrm{~N}+0\right], \ldots \mathrm{B}\left[4^{*} \mathrm{~N}+(\mathrm{N}-1)\right], \mathrm{B}\left[5^{*} \mathrm{~N}+(\mathrm{N}-1)\right]$
$\mathrm{B}\left[0^{*} \mathrm{~N}+0\right], \mathrm{B}\left[1^{*} \mathrm{~N}+0\right], \ldots \mathrm{B}\left[0^{*} \mathrm{~N}+(\mathrm{N}-1)\right], \mathrm{B}\left[1^{*} \mathrm{~N}+(\mathrm{N}-1)\right]$

## counting misses for $B$ (2)

access pattern for B :
$\mathrm{B}\left[0^{*} \mathrm{~N}+0\right], \mathrm{B}\left[1^{*} \mathrm{~N}+0\right], \ldots \mathrm{B}\left[0^{*} \mathrm{~N}+(\mathrm{N}-1)\right], \mathrm{B}\left[1^{*} \mathrm{~N}+(\mathrm{N}-1)\right]$
$\mathrm{B}\left[2^{*} \mathrm{~N}+0\right], \mathrm{B}[3 * \mathrm{~N}+0], \ldots \mathrm{B}\left[2^{*} \mathrm{~N}+(\mathrm{N}-1)\right], \mathrm{B}\left[3^{*} \mathrm{~N}+(\mathrm{N}-1)\right]$
$B\left[4^{*} N+0\right], B\left[5^{*} N+0\right], \ldots B\left[4^{*} N+(N-1)\right], B\left[5^{*} N+(N-1)\right]$
$B\left[0^{*} N+0\right], B\left[1^{*} N+0\right], \ldots B\left[0^{*} N+(N-1)\right], B\left[1^{*} N+(N-1)\right]$
likely cache misses: any access, each time

## counting misses for $B$ (2)

access pattern for B :
$B\left[0^{*} N+0\right], B\left[1^{*} N+0\right], \ldots B\left[0^{*} N+(N-1)\right], B\left[1^{*} N+(N-1)\right]$
$\mathrm{B}\left[2^{*} \mathrm{~N}+0\right], \mathrm{B}[3 * \mathrm{~N}+0], \ldots \mathrm{B}\left[2^{*} \mathrm{~N}+(\mathrm{N}-1)\right], \mathrm{B}\left[3^{*} \mathrm{~N}+(\mathrm{N}-1)\right]$
$B\left[4^{*} N+0\right], B\left[5^{*} N+0\right], \ldots B\left[4^{*} N+(N-1)\right], B\left[5^{*} N+(N-1)\right]$
$B\left[0^{*} N+0\right], B\left[1^{*} N+0\right], \ldots B\left[0^{*} N+(N-1)\right], B\left[1^{*} N+(N-1)\right]$
likely cache misses: any access, each time
how many cache misses per iteration? equal to \# cache blocks in 2 rows

## counting misses for $B$ (2)

access pattern for $B$ :
$B\left[0^{*} N+0\right], B\left[1^{*} N+0\right], \ldots B[0 * N+(N-1)], B\left[1^{*} N+(N-1)\right]$
$\mathrm{B}\left[2^{*} \mathrm{~N}+0\right], \mathrm{B}[3 * \mathrm{~N}+0], \ldots \mathrm{B}[2 * \mathrm{~N}+(\mathrm{N}-1)], \mathrm{B}[3 * \mathrm{~N}+(\mathrm{N}-1)]$
$B\left[4^{*} N+0\right], B\left[5^{*} N+0\right], \ldots B\left[4^{*} N+(N-1)\right], B\left[5^{*} N+(N-1)\right]$
$B\left[0^{*} N+0\right], B\left[1^{*} N+0\right], \ldots B\left[0^{*} N+(N-1)\right], B\left[1^{*} N+(N-1)\right]$
likely cache misses: any access, each time
how many cache misses per iteration? equal to \# cache blocks in 2 rows
about $\frac{N}{2} \cdot N \cdot \frac{2 N}{\text { block size }}=N^{3} \div$ block size misses

## simple blocking - counting misses

```
for (int kk = 0; kk < N; kk += 2)
    for (int i = 0; i < N; i += 1)
        for (int j = 0; j < N; ++j) {
            C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
            C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
        }
```

$\frac{N}{2} \cdot N$ j-loop executions and (assuming $N$ large):
about 1 misses from $A$ per j-loop
$N^{2} / 2$ total misses (before blocking: $N^{2}$ )
about $2 N \div$ block size misses from $B$ per j-loop
$N^{3} \div$ block size total misses (same as before blocking)
about $N \div$ block size misses from $C$ per j-loop

## simple blocking - counting misses

```
for (int kk = 0; kk < N; kk += 2)
    for (int i = 0; i < N; i += 1)
        for (int j = 0; j < N; ++j) {
            C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
            C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
        }
```

$\frac{N}{2} \cdot N$ j-loop executions and (assuming $N$ large):
about 1 misses from $A$ per j-loop $N^{2} / 2$ total misses (before blocking: $N^{2}$ )
about $2 N \div$ block size misses from $B$ per j-loop
$N^{3} \div$ block size total misses (same as before blocking)
about $N \div$ block size misses from $C$ per j-loop

## improvement in read misses



## simple blocking (2)

same thing for $i$ in addition to $k$ ?

```
for (int kk = 0; kk < N; kk += 2) {
    for (int ii = 0; ii < N; ii += 2) {
            for (int j = 0; j < N; ++j) {
            /* process a "block": */
            for (int k = kk; k < kk + 2; ++k)
            for (int i = 0; i < ii + 2; ++i)
                C[i*N+j] += A[i*N+k] * B[k*N+j];
            }
    }
}
```


## simple blocking - locality

```
for (int k = 0; k < N; k += 2) {
    for (int i = 0; i < N; i += 2) {
        /* load a block around Aik */
        for (int j = 0; j < N; ++j) {
            /* process a "block": */
            C
            Ci+0,j += A
            C
        C
        }
    }
}
```


## simple blocking - locality

```
for (int k = 0; k < N; k += 2) {
    for (int i = 0; i < N; i += 2) {
        /* load a block around Aik */
        for (int j = 0; j < N; ++j) {
            /* process a "block": */
            Ci+0,j += A A i+0,k+0}** B <k+0,
            Ci+0,j}+=\mp@subsup{A}{i+0,k+1}{}*\mp@subsup{B}{k+1,j}{
            C
            C
        }
    }
}
```

now: more temporal locality in $B$
previously: access $B_{k j}$, then don't use it again for a long time

## simple blocking - counting misses for $A$

```
for (int k = 0; k < N; k += 2)
    for (int i = 0; i < N; i += 2)
        for (int j = 0; j < N; ++j) {
            Ci+0,j
            Ci+0,j}+=\mp@subsup{A}{i+0,k+1}{}*\mp@subsup{B}{k+1,j}{
            Ci+1,j}+=\mp@subsup{A}{i+1,k+0}{*}*\mp@subsup{B}{k+0,j}{
            C i+1,j += A A i+1,k+1 * B
        }
N
```

likely 2 misses per loop with $A$ (2 cache blocks)
total misses: $\frac{N^{2}}{2}$ (same as only blocking in K )

## simple blocking - counting misses for $B$

```
for (int k = 0; k < N; k += 2)
    for (int i = 0; i < N; i += 2)
        for (int j = 0; j < N; ++j) {
            C}\mp@subsup{C}{i+0,j}{+=}\mp@subsup{A}{i+0,k+0}{** B
            C Ci+0,j += A A i+0,k+1 * B B 
            C}\mp@subsup{C}{i+1,j}{+=}\mp@subsup{A}{i+1,k+0}{* * B B+0,j
            C}\mp@subsup{C}{i+1,j}{+=}\mp@subsup{A}{i+1,k+1}{}*\mp@subsup{B}{k+1,j}{
        }
\(\frac{N}{2} \cdot \frac{N}{2}\) iterations of \(j\) loop
```

likely $2 \div$ block size misses per iteration with $B$
total misses: $\frac{N^{3}}{2 \cdot \text { block size }}$ (before: $\frac{N^{3}}{\text { block size }}$ )

## simple blocking - counting misses for C

$$
\begin{aligned}
& \text { for (int k = 0; k < N; k += 2) } \\
& \text { for (int i = 0; i < N; i += 2) } \\
& \text { for (int j = 0; j < N; ++j) \{ } \\
& C_{i+0, j}+=A_{i+0, k+0} * B_{k+0, j} \\
& C_{i+0, j}+=A_{i+0, k+1} * B_{k+1, j} \\
& C_{i+1, j}+=A_{i+1, k+0} * B_{k+0, j} \\
& C_{i+1, j}+=A_{i+1, k+1} * B_{k+1, j} \\
& \text { \} } \\
& \frac{N}{2} \cdot \frac{N}{2} \text { iterations of } j \text { loop }
\end{aligned}
$$

likely $\frac{2}{\text { block size }}$ misses per iteration with $C$
total misses: $\frac{N^{3}}{}$ (same as blocking only in K )

## simple blocking - counting misses (total)

```
for (int k = 0; k < N; k += 2)
    for (int i = 0; i < N; i += 2)
    for (int j = 0; j < N; ++j) {
    Ci+0,j
    Ci+0,j}+=\mp@subsup{A}{i+0,k+1}{}*\mp@subsup{B}{k+1,j}{
    Ci+1,j}+=\mp@subsup{A}{i+1,k+0}{*}\mp@subsup{B}{k+0,j}{
    C i+1,j += A A i+1,k+1 * }\mp@subsup{B}{k+1,j}{
    }
```

before:
A: $\frac{N^{2}}{2} ; \mathrm{B}$ :

$$
\frac{N^{3}}{1 \cdot \text { block size }} ; \mathrm{C} \frac{N^{3}}{1 \cdot \text { block size }}
$$

after:
$\mathrm{A}: \frac{N^{2}}{0} ; \mathrm{B}: \frac{N^{3}}{2} ; \mathrm{C} \frac{N^{3}}{1}$

## generalizing: divide and conquer

```
partial_matrixmultiply(float *A, float *B, float *C
                int startI, int endI, ...) {
    for (int i = startI; i < endI; ++i) {
        for (int j = startJ; j < endJ; ++j) {
        for (int k = startK; k < endK; ++k) {
}
matrix_multiply(float *A, float *B, float *C, int N) {
    for (int ii = 0; ii < N; ii += BLOCK_I)
        for (int jj = 0; jj < N; jj += BLOCK_J)
            for (int kk = 0; kk < N; kk += BLOCK_K)
                /* do everything for segment of A, B, C
                that fits in cache! */
                partial_matmul(A, B, C,
```


## array usage: matrix block $\mathrm{C}_{\mathrm{ij}}+=\mathrm{A}_{\mathrm{ik}} \cdot \mathrm{B}_{\mathrm{kj}}$


$C_{i j}$ block
$(I \times J)$
inner loops work on "matrix block" of A, B, C rather than rows of some, little blocks of others blocks fit into cache (b/c we choose $I, K, J$ )

## array usage: matrix block $\mathrm{C}_{\mathrm{ij}}+=\mathrm{A}_{\mathrm{ik}} \cdot \mathrm{B}_{\mathrm{kj}}$


$C_{i j}$ block
$(I \times J)$
now (versus loop ordering example) some spatial locality in $A, B$, and $C$ some temporal locality in $A, B$, and $C$

## array usage: matrix block $\mathrm{C}_{\mathrm{ij}}+=\mathrm{A}_{\mathrm{ik}} \cdot \mathrm{B}_{\mathrm{kj}}$


$C_{i j}$ block
$(I \times J)$
$C_{i j}$ calculation uses strips from $A, B$
$K$ calculations for one cache miss good temporal locality!

## array usage: matrix block $\mathrm{C}_{\mathrm{ij}}+=\mathrm{A}_{\mathrm{ik}} \cdot \mathrm{B}_{\mathrm{kj}}$


$A_{i k}$ used with entire strip of $B J$ calculations for one cache miss good temporal locality!

## array usage: matrix block $\mathrm{C}_{\mathrm{ij}}+=\mathrm{A}_{\mathrm{ik}} \cdot \mathrm{B}_{\mathrm{kj}}$


(approx.) $K I J$ fully cached calculations
for $K I+I J+K J$ values need to be lodaed per "matrix block" (assuming everything stays in cache)

## cache blocking efficiency

for each of $N^{3} / I J K$ matrix blocks:
load $I \times K$ elements of $A_{i k}$ :
$\approx I K \div$ block size misses per matrix block
$\approx N^{3} /(J \cdot$ blocksize $)$ misses total
load $K \times J$ elements of $B_{k j}$ :
$\approx N^{3} /(I \cdot$ blocksize $)$ misses total
load $I \times J$ elements of $C_{i j}$ :
$\approx N^{3} /(K \cdot$ blocksize $)$ misses total
bigger blocks - more work per load!
catch: $I K+K J+I J$ elements must fit in cache otherwise estimates above don't work

## cache blocking rule of thumb

fill the most of the cache with useful data
and do as much work as possible from that
example: my desktop 32 KB L1 cache
$I=J=K=48$ uses $48^{2} \times 3$ elements, or 27 KB .
assumption: conflict misses aren't important

## systematic approach

for (int $k=0 ; k<N ;++k)$ \{
for (int i = 0; i < N; ++i) \{
$A_{i k}$ loaded once in this loop:
for (int $\mathrm{j}=0$; j < N ; ++j)
$C_{i j}, B_{k j}$ loaded each iteration (if $N$ big):
$B[i * N+j]+=A[i * N+k]$ * $A[k * N+j] ;$
values from $A_{i k}$ used $N$ times per load
values from $B_{k j}$ used 1 times per load but good spatial locality, so cache block of $B_{k j}$ together
values from $C_{i j}$ used 1 times per load but good spatial locality, so cache block of $C_{i j}$ together

## exercise: miss estimating (3)

$$
\begin{aligned}
& \text { for (int } k k=0 ; k k<1000 ; k k+=10) \\
& \text { for (int } j \mathrm{j}=0 ; \mathrm{jj}<1000 ; \mathrm{jj}+=10) \\
& \text { for (int } \mathrm{i}=0 ; \mathrm{i}<1000 ; \mathrm{i}+=1) \\
& \text { for (int } \mathrm{j}=\mathrm{jj} ; \mathrm{j}<\mathrm{jj+10} \mathrm{j}+=1) \\
& \text { for }(\mathrm{int} k=k k ; k<k k+10 ; k+=1) \\
& \\
& A[k \star N+j]+=B[i * N+j] ;
\end{aligned}
$$

assuming: 4 elements per block
assuming: cache not close to big enough to hold 1 K elements, but big enough to hold 500 or so
estimate: approximately how many misses for $\mathrm{A}, \mathrm{B}$ ?

## loop ordering compromises

loop ordering forces compromises:
for $k$ : for $i$ : for $j: c[i, j]+=a[i, k] * b[j, k]$
perfect temporal locality in $a[i, k]$
bad temporal locality for $c[i, j], b[j, k]$
perfect spatial locality in $c[i, j]$
bad spatial locality in $b[j, k], a[i, k]$

## loop ordering compromises

loop ordering forces compromises:
for $k$ : for $i$ : for $j: c[i, j]+=a[i, k] * b[j, k]$
perfect temporal locality in $\mathrm{a}[\mathrm{i}, \mathrm{k}]$
bad temporal locality for $c[i, j], b[j, k]$
perfect spatial locality in $c[i, j]$
bad spatial locality in $b[j, k], a[i, k]$
cache blocking: work on blocks rather than rows/columns have some temporal, spatial locality in everything

## cache blocking pattern

no perfect loop order? work on rectangular matrix blocks
size amount used in inner loops based on cache size
in practice:
test performance to determine 'size' of blocks
backup slides

## cache organization and miss rate

depends on program; one example:
SPEC CPU2000 benchmarks, 64B block size
LRU replacement policies
data cache miss rates:

| Cache size | direct-mapped | 2-way | 8 -way | fully assoc. |
| :--- | ---: | ---: | ---: | ---: |
| 1KB | $8.63 \%$ | $6.97 \%$ | $5.63 \%$ | $5.34 \%$ |
| 2KB | $5.71 \%$ | $4.23 \%$ | $3.30 \%$ | $3.05 \%$ |
| 4KB | $3.70 \%$ | $2.60 \%$ | $2.03 \%$ | $1.90 \%$ |
| 16 KB | $1.59 \%$ | $0.86 \%$ | $0.56 \%$ | $0.50 \%$ |
| 64 KB | $0.66 \%$ | $0.37 \%$ | $0.10 \%$ | $0.001 \%$ |
| 128 KB | $0.27 \%$ | $0.001 \%$ | $0.0006 \%$ | $0.0006 \%$ |

## cache organization and miss rate

depends on program; one example:
SPEC CPU2000 benchmarks, 64B block size
LRU replacement policies
data cache miss rates:

| Cache size | direct-mapped | 2-way | 8 -way | fully assoc. |
| :--- | ---: | ---: | ---: | ---: |
| 1KB | $8.63 \%$ | $6.97 \%$ | $5.63 \%$ | $5.34 \%$ |
| 2KB | $5.71 \%$ | $4.23 \%$ | $3.30 \%$ | $3.05 \%$ |
| 4KB | $3.70 \%$ | $2.60 \%$ | $2.03 \%$ | $1.90 \%$ |
| 16 KB | $1.59 \%$ | $0.86 \%$ | $0.56 \%$ | $0.50 \%$ |
| 64 KB | $0.66 \%$ | $0.37 \%$ | $0.10 \%$ | $0.001 \%$ |
| 128 KB | $0.27 \%$ | $0.001 \%$ | $0.0006 \%$ | $0.0006 \%$ |

## exercise (1)

initial cache: 64 -byte blocks, 64 sets, 8 ways/set

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)
A. quadrupling the block size (256-byte blocks, 64 sets, 8 ways/set)
B. quadrupling the number of sets
C. quadrupling the number of ways/set

## exercise (2)

initial cache: 64 -byte blocks, 8 ways/set, 64 KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)
A. quadrupling the block size ( 256 -byte block, 8 ways/set, 64 KB cache)
B. quadrupling the number of ways/set
C. quadrupling the cache size

## exercise (3)

initial cache: 64 -byte blocks, 8 ways/set, 64 KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of conflict misses in a typical program? (Multiple may be correct.)
A. quadrupling the block size ( 256 -byte block, 8 ways/set, 64 KB cache)
B. quadrupling the number of ways/set
C. quadrupling the cache size

## prefetching

seems like we can't really improve cold misses...
have to have a miss to bring value into the cache?

## prefetching

seems like we can't really improve cold misses...
have to have a miss to bring value into the cache?
solution: don't require miss: 'prefetch' the value before it's accessed
remaining problem: how do we know what to fetch?

## common access patterns

suppose recently accessed 16B cache blocks are at: $0 \times 48010,0 \times 48020,0 \times 48030,0 \times 48040$
guess what's accessed next

## common access patterns

suppose recently accessed 16B cache blocks are at: $0 \times 48010,0 \times 48020,0 \times 48030,0 \times 48040$
guess what's accessed next
common pattern with instruction fetches and array accesses

## prefetching idea

look for sequential accesses
bring in guess at next-to-be-accessed value
if right: no cache miss (even if never accessed before)
if wrong: possibly evicted something else - could cause more misses
fortunately, sequential access guesses almost always right

## array usage: $i j k$ order


$A_{x 0} \quad A_{x N}$
for all $i$ :
for all $j$ :
for all $k$ :
$C_{i j}+=A_{i k} \times B_{k j}$
looking only at two innermost loops together: good spatial locality in A poor spatial locality in $B$ good spatial locality in C

## array usage: kij order



## simple blocking - with 3 ?

```
for (int kk = 0; kk < N; kk += 3)
    for (int i = 0; i < N; i += 1)
        for (int j = 0; j < N; ++j) {
            C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
            C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
            C[i*N+j] += A[i*N+kk+2] * B[(kk+2)*N+j];
        }
```

$\frac{N}{3} \cdot N$ j-loop iterations, and (assuming $N$ large):
about 1 misses from $A$ per j-loop iteration $N^{2} / 3$ total misses (before blocking: $N^{2}$ )
about $3 N \div$ block size misses from $B$ per j-loop iteration $N^{3} \div$ block size total misses (same as before)
about $3 N$ - block size misses from $C$ ner i-Ioon iteration

## simple blocking - with 3 ?

```
for (int kk = 0; kk < N; kk += 3)
    for (int i = 0; i < N; i += 1)
        for (int j = 0; j < N; ++j) {
            C[i*N+j] += A[i*N+kk+0] * B[(kk+0)*N+j];
            C[i*N+j] += A[i*N+kk+1] * B[(kk+1)*N+j];
            C[i*N+j] += A[i*N+kk+2] * B[(kk+2)*N+j];
        }
```

$\frac{N}{3} \cdot N$ j-loop iterations, and (assuming $N$ large):
about 1 misses from $A$ per j-loop iteration $N^{2} / 3$ total misses (before blocking: $N^{2}$ )
about $3 N \div$ block size misses from $B$ per j-loop iteration $N^{3} \div$ block size total misses (same as before)
ahout $3 N$ - block size misses from $C$ ner i-loon iteration

## more than 3 ?

can we just keep doing this increase from 3 to some large $X$ ? ... assumption: $X$ values from A would stay in cache $X$ too large - cache not big enough
assumption: $X$ blocks from B would help with spatial locality $X$ too large - evicted from cache before next iteration

## array usage (2 $k$ at a time)



I $B_{k i}$ to $B_{k+1, i}$

- $C_{i j}$
for each kk: for each i:
for each j :
for $k=k k, k k+1$ :

$$
C_{i j}+=A_{i k} \cdot B_{k j}
$$

## array usage (2k at a time)


for each kk: for each i:
for each j :

$$
\begin{aligned}
& \text { for } \mathrm{k}=\mathrm{kk}, \mathrm{kk}+1 \text { : } \\
& \qquad C_{i j}+=A_{i k} \cdot B_{k j}
\end{aligned}
$$

within innermost loop good spatial locality in $A$ bad locality in $B$
good temporal locality in $C$

## array usage (2k at a time)


for each kk: for each i:
for each $j$ :

$$
\begin{aligned}
& \text { for } \mathrm{k}=\mathrm{kk}, \mathrm{kk}+1 \text { : } \\
& \qquad C_{i j}+=A_{i k} \cdot B_{k j}
\end{aligned}
$$

loop over $j$ : better spatial locality over $A$ than before; still good temporal locality for $A$

## array usage ( $2 k$ at a time)


for each kk: for each i:
for each j :

$$
\begin{aligned}
& \text { for } \mathrm{k}=\mathrm{kk}, \mathrm{kk}+1 \text { : } \\
& \qquad C_{i j}+=A_{i k} \cdot B_{k j}
\end{aligned}
$$

loop over $j$ : spatial locality over $B$ is worse but probably not more misses cache needs to keep two cache blocks for next iter instead of one (probably has the space left over!)

## array usage (2k at a time)


for each kk: for each i:
for each j :
for $\mathrm{k}=\mathrm{kk}, \mathrm{kk}+1$ : have more than 4 cache blocks? $C_{i j}+=A_{i k}$. increasing $k k$ increment would use more of them

## keeping values in cache

can't explicitly ensure values are kept in cache
...but reusing values effectively does this
cache will try to keep recently used values
cache optimization ideas: choose what's in the cache for thinking about it: load values explicitly for implementing it: access only values we want loaded

## TLB and the MMU (1)



## TLB and the MMU (2)



## TLB and the MMU (2)



## TLB and the MMU (2)



## TLB and the MMU (2)

TLB miss: page table access happens


## TLB and the MMU (2)

TLB miss: TLB gets a copy of the page table entry
se fault?
$110101010011011111]$

$$
\begin{aligned}
& \text { page table } \\
& \text { base register }
\end{aligned}
$$ $0 \times 10000$



## TLB and the MMU (2)



## changing page tables

what happens to TLB when page table base pointer is changed?
e.g. context switch
most entries in TLB refer to things from wrong process oops - read from the wrong process's stack?

## changing page tables

what happens to TLB when page table base pointer is changed? e.g. context switch
most entries in TLB refer to things from wrong process oops - read from the wrong process's stack?
option 1: invalidate all TLB entries
side effect on "change page table base register" instruction

## changing page tables

what happens to TLB when page table base pointer is changed? e.g. context switch
most entries in TLB refer to things from wrong process oops - read from the wrong process's stack?
option 1: invalidate all TLB entries
side effect on "change page table base register" instruction
option 2: TLB entries contain process ID
set by OS (special register) checked by TLB in addition to TLB tag, valid bit

## editing page tables

what happens to TLB when OS changes a page table entry? most common choice: has to be handled in software

## editing page tables

what happens to TLB when OS changes a page table entry? most common choice: has to be handled in software
invalid to valid - nothing needed
TLB doesn't contain invalid entries
MMU will check memory again
valid to invalid - OS needs to tell processor to invalidate it special instruction (x86: invlpg)
valid to other valid - OS needs to tell processor to invalidate it

## address splitting for TLBs (1)

 my desktop:4KB ( $2^{12}$ byte) pages; 48-bit virtual address
64-entry, 4-way L1 data TLB

TLB index bits?

TLB tag bits?

## address splitting for TLBs (1)

my desktop:
4KB (2 $2^{12}$ byte) pages; 48-bit virtual address
64-entry, 4-way L1 data TLB

TLB index bits?
$64 / 4=16$ sets -4 bits
TLB tag bits?
$48-12=36$ bit virtual page number $-36-4=32$ bit TLB tag

## address splitting for TLBs (2)

 my desktop:4KB ( $2^{12}$ byte) pages; 48-bit virtual address
1536-entry $\left(3 \cdot 2^{9}\right), 12$-way L2 TLB

TLB index bits?

TLB tag bits?

## address splitting for TLBs (2)

my desktop:
4KB (2 ${ }^{12}$ byte) pages; 48-bit virtual address
1536-entry $\left(3 \cdot 2^{9}\right)$, 12 -way L2 TLB

TLB index bits?
$1536 / 12=128$ sets -7 bits
TLB tag bits?
$48-12=36$ bit virtual page number $-36-7=29$ bit TLB tag

## TLB organization (2-way set associative)



## TLB organization (2-way set associative)



## TLB organization (2-way set associative)



## TLB organization (2-way set associative)



## TLB organization (2-way set associative)



## changing page tables

what happens to TLB when page table base pointer is changed?
e.g. context switch
most entries in TLB refer to things from wrong process oops - read from the wrong process's stack?

## changing page tables

what happens to TLB when page table base pointer is changed? e.g. context switch
most entries in TLB refer to things from wrong process oops - read from the wrong process's stack?
option 1: invalidate all TLB entries
side effect on "change page table base register" instruction

## changing page tables

what happens to TLB when page table base pointer is changed? e.g. context switch
most entries in TLB refer to things from wrong process oops - read from the wrong process's stack?
option 1: invalidate all TLB entries
side effect on "change page table base register" instruction
option 2: TLB entries contain process ID
set by OS (special register) checked by TLB in addition to TLB tag, valid bit

## editing page tables

what happens to TLB when OS changes a page table entry? most common choice: has to be handled in software

## editing page tables

what happens to TLB when OS changes a page table entry? most common choice: has to be handled in software
invalid to valid - nothing needed
TLB doesn't contain invalid entries
MMU will check memory again
valid to invalid - OS needs to tell processor to invalidate it special instruction (x86: invlpg)
valid to other valid - OS needs to tell processor to invalidate it

## 2-level splitting

9-bit virtual address
6-bit physical address


## 2-level splitting

9-bit virtual address


6-bit physical address
physical addr
8-byte pages $\rightarrow$ 3-bit page offset (bottom) ${ }_{6}$ PPN ${ }_{3}$ page offset ${ }_{0}$
9-bit VA: 6 bit VPN +3 bit PO
6-bit PA: 3 bit PPN +3 bit PO

## 2-level splitting

9-bit virtual address


6-bit physical address
physical addr
8 -byte pages $\rightarrow$ 3-bit page offset (bottom) ${ }_{6}$ PPN ${ }_{3}$ page offset ${ }_{0}$
9-bit VA: 6 bit VPN +3 bit PO
6-bit PA: 3 bit PPN +3 bit PO
1 page page tables w/ 1 byte entry $\rightarrow 8$ entry PTs
page table (either level)


## 2-level splitting

9-bit virtual address


6-bit physical address
physical addr
8 -byte pages $\rightarrow$ 3-bit page offset (bottom) ${ }_{6}$ PPN ${ }_{3}$ page offset ${ }_{0}$
9-bit VA: 6 bit VPN +3 bit PO
page table (either level)
6-bit PA: 3 bit PPN +3 bit PO
1 page page tables w/ 1 byte entry $\rightarrow 8$ entry PTs
8 entry page tables $\rightarrow 3$-bit VPN parts


9-bit VA: 3 bit VPN part 1; 3 bit VPN part 2

## 2-level example

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register $0 \times 20$; translate virtual address $0 \times 129$
physical bytes addresses $\qquad$

| 0x00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| 0x08-B | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-31 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
| $0 \times 1 \mathrm{C}-\mathrm{F}$ | 1C 2C 3C 4C | physical bytes addresses $\qquad$


| 300917213 |
| :---: |
| 0x24-7F4 A5 3607 |
| 0x28-B 89 9A AB BC |
| $0 \times 2 \mathrm{C}-\mathrm{FD}$ DE EF F0 |
| 0x30-3 BA 0A BA 0A |
| 0x34-7 DB 0B DB 0B |
| 0x38-BEC 0C EC 0C |
| $\times 3 C-F A C D C D C$ |

## 2-level example

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register $0 \times 20$; translate virtual address $0 \times 129$

| physical <br> addresses | bytes |
| :---: | :---: |
| 0x00-3 | 00112233 |
| 0x04-7 | 44556677 |
| 0x08-B | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| 0x14-7 | 1B 2B 3B 4B |
| 0x18-B | 1C 2C 3C 4C |
| $0 \times 1 \mathrm{C}-\mathrm{F}$ | 1C 2C 3C 4C |


| physical <br> addresses <br> bytes <br> $0 \times 20-3$ $0091 \quad 72 \quad 13$ |  |
| :--- | :--- |
| $0 \times 24-7$ | F4 A5 36 07 |
| $0 \times 28-\mathrm{B}$ | 89 9A AB BC |
| $0 \times 2 \mathrm{C}-\mathrm{F}$ | CD DE EF F0 |
| $0 \times 30-3$ | BA 0A BA 0A |
| $0 \times 34-7$ | DB 0B DB 0B |
| $0 \times 38-\mathrm{B}$ | EC 0C EC 0C |
| $0 \times 3 \mathrm{C}-\mathrm{F}$ | AC DC DC 0C |

$0 \times 129=100101001$ $0 \times 20+0 \times 4 \times 1=0 \times 24$ PTE 1 value:
$0 x F 4=11110100$
PPN 111, valid 1

## 2-level example

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register $0 \times 20$; translate virtual address $0 \times 129$

| physical <br> addresses | bytes |
| :---: | :---: |
| 0x00-3 | 00112233 |
| 0x04-7 | 44556677 |
| 0x08-B | 8899 AA BB |
| 0x0C-F | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| 0x14-7 | 1B 2B 3B 4B |
| 0x18-B | 1C 2C 3C 4C |
| $0 \times 1 \mathrm{C}-\mathrm{F}$ | 1C 2C 3C 4C |


| physical <br> addresses <br> bytes |  |
| ---: | :--- |
| $0 \times 20-3$ | $0091 \quad 72 \quad 13$ |
| $0 \times 24-7$ | F4 A5 36 07 |
| $0 \times 28-B$ | 89 9A AB BC |
| $0 \times 2 \mathrm{C}-\mathrm{F}$ | CD DE EF F0 |
| $0 \times 30-3$ | BA 0A BA 0A |
| $0 \times 34-7$ | DB 0B DB 0B |
| $0 \times 38-\mathrm{B}$ | EC 0C EC 0C |
| $0 \times 3 \mathrm{C}-\mathrm{F}$ | AC DC DC 0C |

$0 \times 129=100101001$ $0 \times 20+0 \times 4 \times 1=0 \times 24$ PTE 1 value:
$0 \times F 4=11110100$
PPN 111, valid 1
PTE 2 addr:
$111000+101 \times 1=0 \times 3 \mathrm{D}$
PTE 2 value: $0 \times$ DC

## 2-level example

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register $0 \times 20$; translate virtual address $0 \times 129$

| physical <br> addresses | bytes |
| :---: | :---: |
| 0x00-3 | 00112233 |
| 0x04-7 | 44556677 |
| 0x08-B | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| 0x14-7 | 1B 2B 3B 4B |
| 0x18-B | 1C 2C 3C 4C |
| $0 \times 1 C-F$ | 1C 2C 3C 4C |


| physical <br> addresses <br> bytes |  |
| :--- | :--- |
| $0 \times 20-3$ | $0091 \quad 72 \quad 13$ |
| $0 \times 24-7$ | F4 A5 36 07 |
| $0 \times 28-\mathrm{B}$ | 89 9A AB BC |
| $0 \times 2 \mathrm{C}-\mathrm{F}$ | CD DE EF F0 |
| $0 \times 30-3$ | BA 0A BA 0A |
| $0 \times 34-7$ | DB 0B DB 0B |
| $0 \times 38-\mathrm{B}$ | EC 0C EC 0C |
| $0 \times 3 \mathrm{C}-\mathrm{F}$ | AC DC DC 0C |

$0 \times 129=100101001$ $0 \times 20+0 \times 4 \times 1=0 \times 24$
PTE 1 value:
$0 x F 4=11110100$
PPN 111, valid 1
PTE 2 addr:
$111000+101 \times 1=0 \times 3 D$
PTE 2 value: $0 \times$ DC
PPN 110; valid 1
$M[110 \quad 001(0 \times 31)]=0 \times 0{ }_{137}$

## 2-level example

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register $0 \times 20$; translate virtual address $0 \times 129$

| physical <br> addresses | bytes |
| :---: | :---: |
| 0x00-3 | 00112233 |
| 0x04-7 | 44556677 |
| 0x08-B | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| 0x14-7 | 1B 2B 3B 4B |
| 0x18-B | 1C 2C 3C 4C |
| $0 \times 1 C-F$ | 1C 2C 3C 4C |


| physical <br> addresses <br> bytes |  |
| :--- | :--- |
| $0 \times 20-3$ | $0091 \quad 72 \quad 13$ |
| $0 \times 24-7$ | F4 A5 36 07 |
| $0 \times 28-\mathrm{B}$ | 89 9A AB BC |
| $0 \times 2 \mathrm{C}-\mathrm{F}$ | CD DE EF F0 |
| $0 \times 30-3$ | BA 0A BA 0A |
| $0 \times 34-7$ | DB 0B DB 0B |
| $0 \times 38-\mathrm{B}$ | EC 0C EC 0C |
| $0 \times 3 \mathrm{C}-\mathrm{F}$ | AC DC DC 0C |

$0 \times 129=100101001$ $0 \times 20+0 \times 4 \times 1=0 \times 24$
PTE 1 value:
$0 x F 4=11110100$
PPN 111, valid 1
PTE 2 addr:
$111000+101 \times 1=0 \times 3 D$
PTE 2 value: $0 \times$ DC
PPN 110; valid 1
$M[110 \quad 001(0 \times 31)]=0 \times 0 \mathrm{~A}_{137}$

## 2-level example

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register $0 \times 20$; translate virtual address $0 \times 129$

| physical <br> addresses | bytes |
| :---: | :---: |
| 0x00-3 | 00112233 |
| 0x04-7 | 44556677 |
| 0x08-B | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| 0x14-7 | 1B 2B 3B 4B |
| 0x18-B | 1C 2C 3C 4C |
| $0 \times 1 C-F$ | 1C 2C 3C 4C |


| physical <br> addresses <br> bytes |  |
| :--- | :--- |
| $0 \times 20-3$ | $0091 \quad 72 \quad 13$ |
| $0 \times 24-7$ | F4 A5 36 07 |
| $0 \times 28-\mathrm{B}$ | 89 9A AB BC |
| $0 \times 2 \mathrm{C}-\mathrm{F}$ | CD DE EF F0 |
| $0 \times 30-3$ | BA 0A BA 0A |
| $0 \times 34-7$ | DB 0B DB 0B |
| $0 \times 38-\mathrm{B}$ | EC 0C EC 0C |
| $0 \times 3 \mathrm{C}-\mathrm{F}$ | AC DC DC 0C |

$0 \times 129=100101001$ $0 \times 20+0 \times 4 \times 1=0 \times 24$
PTE 1 value:
$0 x F 4=11110100$
PPN 111, valid 1
PTE 2 addr:
$111000+101 \times 1=0 \times 3 D$
PTE 2 value: $0 \times D C$
PPN 110; valid 1
$M[110001(0 \times 31)]=0 \times 0 \mathrm{~A}_{137}$

## 2-level exercise (1)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused; page table base register $0 \times 08$; translate virtual address $0 \times 0$ FB

| physical addresses | bytes |
| :---: | :---: |
| 0x00-3 | 00112233 |
| 0x04-7 | 44556677 |
| 0x08-B | 8899 AA BB |
| 0x0C-F | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| 0x14-7 | 1B 2B 3B 4B |
| 0x18-B | 1C 2C 3C 4C |
| $0 \times 1 \mathrm{C}-\mathrm{F}$ | 1C 2C 3C 4C | physical bytes addresses


| $0 \times 20-3$ | D0 D1 D2 D3 |
| :--- | :--- |
| $0 \times 24-7$ | D4 D5 D6 D7 |
| $0 \times 28-\mathrm{B}$ | 89 9A AB BC |
| $0 \times 2 \mathrm{C}$ | CD DE EF F0 |
| $0 \times 30-3$ | BA 0A BA 0A |
| $0 \times 34-7$ | DB 0B DB 0B |
| $0 \times 38-\mathrm{B}$ | EC 0C EC 0C |
| $0 \times 3 C-F$ | FC 0C FC 0C |

## 2-level exercise (1)

9-bit virtual addresses, 6 -bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused; page table base register $0 \times 08$; translate virtual address $0 \times 0$ FB

## physical bytes

addresses

| 0x00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
| 1C | 1C 2C 3C 4C |

physical bytes addresses

| D0 D1 D2 D3 |
| :---: |
| 0x24-7 D4 D5 D6 D7 |
| 0x28-B89 9A AB BC |
| $0 \times 2 \mathrm{C}-\mathrm{FCD}$ DE EF F0 |
| 0x30-3 BA 0A BA 0A |
| 0x34-7 DB 0B DB 0B |
| 0×38-BEC 0C EC 0C |
| C 0C FC |

$0 \times 0 \mathrm{~F} 3=011111011$
(PTE 1 addr: $0 \times 08+$
PTE size times 011 (3))
PTE 1: $0 \times B B$ at $0 \times 0 \mathrm{~B}$
PTE 1: PPN 101 (5) valid 1
PTE 2: $0 \times F 0$ at $0 \times 2 \mathrm{~F}$
PTE 2: PPN 111 (7) valid 1
$111011=0 \times 3 B \rightarrow 0 \times 0 C$

## 2-level exercise (1)

9-bit virtual addresses, 6 -bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused; page table base register $0 \times 08$; translate virtual address $0 \times 0$ FB

## physical bytes

addresses

| 0x00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
| 1C | 1C 2C 3C 4C |

physical bytes addresses

| D0 D1 D2 D3 |
| :---: |
| 0x24-7 D4 D5 D6 D7 |
| 0x28-B89 9A AB BC |
| $0 \times 2 \mathrm{C}-\mathrm{FCD}$ DE EF F0 |
| 0x30-3 BA 0A BA 0A |
| 0x34-7 DB 0B DB 0B |
| 0×38-BEC 0C EC 0C |
| C 0C FC |

$0 \times 0 \mathrm{~F} 3=011111011$
(PTE 1 addr: $0 \times 08+$
PTE size times 011 (3))
PTE 1: $0 \times B B$ at $0 \times 0 \mathrm{~B}$
PTE 1: PPN 101 (5) valid 1
PTE 2: $0 \times F 0$ at $0 \times 2 \mathrm{~F}$
PTE 2: PPN 111 (7) valid 1
$111011=0 \times 3 B \rightarrow 0 \times 0 C$

## 2-level exercise (1)

9-bit virtual addresses, 6 -bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused; page table base register $0 \times 08$; translate virtual address $0 \times 0$ FB

## physical bytes

addresses

| 0x00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
| 1C | 1C 2C 3C 4C |

physical bytes addresses

| D0 D1 D2 D3 |
| :---: |
| 0x24-7 D4 D5 D6 D7 |
| 0x28-B89 9A AB BC |
| $0 \times 2 \mathrm{C}-\mathrm{FCD}$ DE EF F0 |
| 0x30-3 BA 0A BA 0A |
| 0x34-7 DB 0B DB 0B |
| 0×38-BEC 0C EC 0C |
| C 0C FC |

$0 x 0 F 3=011111011$
(PTE 1 addr: $0 \times 08+$
PTE size times 011 (3))
PTE 1: $0 \times B B$ at $0 \times 0 \mathrm{~B}$
PTE 1: PPN 101 (5) valid 1
PTE 2: $0 \times F 0$ at $0 \times 2 \mathrm{~F}$
PTE 2: PPN 111 (7) valid 1
$111011=0 \times 3 B \rightarrow 0 \times 0 C$

## 2-level exercise (1)

9-bit virtual addresses, 6 -bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused; page table base register $0 \times 08$; translate virtual address $0 \times 0$ FB
physical bytes addresses $\qquad$

| 0x00-3 | 00112233 |
| :---: | :---: |
| $0 \times 04$ | 44556677 |
| $0 \times 08$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
| $\times 1$ | 1C 2C 3C 4 |

physical bytes addresses

| 0x20-3 | D0 D1 D2 D3 |
| :---: | :---: |
| 0x24-7 | D4 D5 D6 D7 |
| $0 \times 28$ | 89 9A AB BC |
| $0 \times 2 \mathrm{C}-\mathrm{F}$ | CD DE EF F0 |
| 0x30-3 | BA 0A BA 0A |
| 0x34-7 | DB 0B DB 0B |
| 0x38-B | EC 0C EC 0C |
|  | FC 0C FC 0C |

$0 x 0 F 3=011111011$
(PTE 1 addr: $0 \times 08+$
PTE size times 011 (3))
PTE 1: $0 \times B B$ at $0 \times 0 \mathrm{~B}$
PTE 1: PPN 101 (5) valid 1
PTE 2: $0 \times F 0$ at $0 \times 2 \mathrm{~F}$
PTE 2: PPN 111 (7) valid 1 $111011=0 \times 3 B \rightarrow 0 \times 0 C$

## 2-level exercise (2)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused; page table base register $0 \times 10$; translate virtual address $0 \times 109$
physical bytes addresses $\qquad$

| 0x00-3 | 00112233 |
| :---: | :---: |
| $0 \times 04$ | 44556677 |
| 0x08-B | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 5A 4A |
| 0x14-7 | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
| 1C | C 2C 3C |

physical bytes addresses
$\qquad$
0x20-3 D0 D1 D2 D3
0x24-7 D4 D5 D6 D7
$0 \times 28-\mathrm{B} 89$ 9A AB BC
$0 \times 2 \mathrm{C}-\mathrm{F}$ CD DE EF F0
$0 \times 30-3$ BA 0A BA 0A
$0 \times 34-7$ DB 0B DB 0B
$0 \times 38-\mathrm{BEC} \mathrm{0C} \mathrm{EC} \mathrm{0C}$
$0 \times 3 \mathrm{C}-\mathrm{FFC} 0 \mathrm{CF} 0 \mathrm{C}$

## 2-level exercise (2)

9-bit virtual addresses, 6 -bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused; page table base register $0 \times 10$; translate virtual address $0 \times 109$

| physica | bytes |
| :---: | :---: |
| 0x00-3 | 00112233 |
| 0x04-7 | 44556677 |
| 0x08-B | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 5A 4A |
| 0x14-7 | 1B 2B 3B 4B |
| 0x18-B | 1С 2C 3C 4C |
| $0 \times 1 \mathrm{C}$ | 1C 2C 3C 4C |


| physical <br> addresses <br> bytes |  |
| ---: | :--- |
| $0 \times 20-3$ | D0 D1 D2 D3 |
| $0 \times 24-7$ | D4 D5 D6 D7 |
| $0 \times 28-B$ | 89 9A AB BC |
| $0 \times 2 \mathrm{C}-\mathrm{F}$ | CD DE EF F0 |
| $0 \times 30-3$ | BA 0A BA 0A |
| $0 \times 34-7$ | DB 0B DB 0B |
| $0 \times 38-\mathrm{B}$ | EC 0C EC 0C |
| $0 \times 3 \mathrm{C}-\mathrm{F}$ | FC 0C FC 0C |

$0 \times 109=100011001$ (PTE 1 at:
$0 \times 10+$ PTE size times 4 (100))
PTE 1: $0 \times 1 \mathrm{~B}$ at $0 \times 14$
PTE 1: PPN 000 (0) valid 1
(second table at:
0 (000) times page size $=0 \times 00$ )
PTE 2: $0 \times 33$ at $0 \times 03$
PTE 2: PPN 001 (1) valid 1
$001001=0 \times 09 \rightarrow 0 \times 99$

## 2-level exercise (2)

9-bit virtual addresses, 6 -bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused; page table base register $0 \times 10$; translate virtual address $0 \times 109$

| physica | bytes |
| :---: | :---: |
| 0x00-3 | 00112233 |
| 0x04-7 | 44556677 |
| 0x08-B | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 5A 4A |
| 0x14-7 | 1B 2B 3B 4B |
| 0x18-B | 1С 2C 3C 4C |
| $0 \times 1 \mathrm{C}$ | 1C 2C 3C 4C |


| physical <br> addresses <br> bytes |  |
| ---: | :--- |
| $0 \times 20-3$ | D0 D1 D2 D3 |
| $0 \times 24-7$ | D4 D5 D6 D7 |
| $0 \times 28-B$ | 89 9A AB BC |
| $0 \times 2 \mathrm{C}-\mathrm{F}$ | CD DE EF F0 |
| $0 \times 30-3$ | BA 0A BA 0A |
| $0 \times 34-7$ | DB 0B DB 0B |
| $0 \times 38-\mathrm{B}$ | EC 0C EC 0C |
| $0 \times 3 \mathrm{C}-\mathrm{F}$ | FC 0C FC 0C |

$0 \times 109=100011001$ (PTE 1 at:
$0 \times 10+$ PTE size times 4 (100))
PTE 1: $0 \times 1$ at $0 \times 14$
PTE 1: PPN 000 (0) valid 1
(second table at:
0 (000) times page size $=0 \times 00$ )
PTE 2: $0 \times 33$ at $0 \times 03$
PTE 2: PPN 001 (1) valid 1
$001001=0 \times 09 \rightarrow 0 \times 99$

## 2-level exercise (2)

9-bit virtual addresses, 6 -bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused; page table base register $0 \times 10$; translate virtual address $0 \times 109$

| physical | bytes |
| :---: | :---: |
| 0x00-3 | 00112233 |
| 0x04-7 | 44556677 |
| 0x08-B | 8899 AA BB |
| 0x0C-F | CC DD EE FF |
| 0x10-3 | 1A 2A 5A 4A |
| 0x14-7 | 1B 2B 3B 4B |
| 0x18-B | 1С 2C 3C 4C |
| $0 \times 1 \mathrm{C}-\mathrm{F}$ | 1C 2C 3C 4C |


| physical <br> addresses <br> bytes |  |
| :--- | :--- |
| $0 \times 20-3$ | D0 D1 D2 D3 |
| $0 \times 24-7$ | D4 D5 D6 D7 |
| $0 \times 28-\mathrm{B}$ | 89 9A AB BC |
| $0 \times 2 \mathrm{C}-\mathrm{F}$ | CD DE EF F0 |
| $0 \times 30-3$ | BA 0A BA 0A |
| $0 \times 34-7$ | DB 0B DB 0B |
| $0 \times 38-\mathrm{B}$ | EC 0C EC 0C |
| $0 \times 3 \mathrm{C}-\mathrm{F}$ | FC 0C FC 0C |

$0 \times 109=100011001$ (PTE 1 at:
$0 \times 10+$ PTE size times 4 (100))
PTE 1: $0 \times 1 \mathrm{~B}$ at $0 \times 14$
PTE 1: PPN 000 (0) valid 1 (second table at:
0 (000) times page size $=0 \times 00$ )
PTE 2: $0 \times 33$ at $0 \times 03$
PTE 2: PPN 001 (1) valid 1
$001001=0 \times 09 \rightarrow 0 \times 99$

## 2-level exercise (2)

9-bit virtual addresses, 6 -bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused; page table base register $0 \times 10$; translate virtual address $0 \times 109$

| physical addresses | bytes |
| :---: | :---: |
| 0x00-3 | 00112233 |
| 0x04-7 | 44556677 |
| $0 \times 08-\mathrm{B}$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 5A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18$-B | 1C 2C 3C 4C |
| $0 \times 1 \mathrm{C}-\mathrm{F}$ | 1C 2C 3C 4C |


| physical addresses | bytes |
| :---: | :---: |
| 0x20- | D0 D1 D2 D3 |
| 0x24-7 | D4 D5 D6 D7 |
| $0 \times 28$ | 89 9A AB BC |
| $0 \times 2 \mathrm{C}$ | CD DE EF F0 |
| $0 \times 30$ | BA 0A BA 0A |
| 0x34-7 | DB 0B DB 0B |
| 0x38-B | EC 0C EC 0C |
| 0x3C- | FC 0C FC 0C |

$0 \times 109=100011001$ (PTE 1 at:
$0 \times 10$ + PTE size times 4 (100))
PTE 1: $0 \times 1 \mathrm{~B}$ at $0 \times 14$
PTE 1: PPN 000 (0) valid 1 (second table at:
$0(000)$ times page size $=0 \times 00$ )
PTE 2: $0 \times 33$ at $0 \times 03$
PTE 2: PPN 001 (1) valid 1
$001001=0 \times 09 \rightarrow 0 \times 99$

## 2-level exercise (3)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register $0 \times 08$; translate virtual address $0 \times 00 B$
physical bytes addresses $\qquad$

| 0 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| 0x08-B | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| $0 \times 10-31$ | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B} 1$ | 1C 2C 3C 4C |
| 1C | 1C 2C 3C 4C |

physical bytes addresses
$\qquad$
0x20-3 D0 D1 D2 D3
0x24-7 D4 D5 D6 D7
$0 \times 28-\mathrm{B} 89$ 9A AB BC
$0 \times 2 \mathrm{C}-\mathrm{F}$ CD DE EF F0
$0 \times 30-3$ BA 0A BA 0A
$0 \times 34-7$ DB 0B DB 0B
$0 \times 38-\mathrm{BEC} \mathrm{0C} \mathrm{EC} \mathrm{0C}$
$0 \times 3 \mathrm{C}-\mathrm{FFC} 0 \mathrm{CF} 0 \mathrm{C}$

## 2-level exercise (3)

9-bit virtual addresses, 6 -bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register $0 \times 08$; translate virtual address $0 \times 00 B$

## physical bytes

addresses $\qquad$

| 0x00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
| 1C | 1C 2C 3C 4C |

physical bytes addresses $\qquad$
0x20-3 D0 D1 D2 D3
$0 \times 24-7$ D4 D5 D6 D7 $0 \times 0$ F3 $=000001011$
$0 \times 28-\mathrm{B} 89$ 9A AB BC PTE 1: $0 \times 88$ at $0 \times 08$
$0 \times 2 \mathrm{C}$ CD DE EF F0 PTE 1: PPN 100 (5) valid 0
$0 \times 30-3$ BA $0 A B A$ A page fault!
$0 \times 34-7$ DB 0B DB 0B
$0 \times 38-\mathrm{BEC} 0 \mathrm{CEC} 0 \mathrm{C}$
$0 \times 3 \mathrm{C}-\mathrm{FFC} 0 \mathrm{CF} 0 \mathrm{C}$

## 2-level exercise (3)

9-bit virtual addresses, 6 -bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register $0 \times 08$; translate virtual address $0 \times 00 B$

## physical bytes

addresses


| 0x00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
| 1C | 1C 2C 3C 4C |

physical bytes addresses $\qquad$
0x20-3 D0 D1 D2 D3
$0 \times 24-7$ D4 D5 D6 D7 $0 \times 0$ F3 $=000001011$
$0 \times 28-\mathrm{B} 89$ 9A AB BC PTE 1: $0 \times 88$ at $0 \times 08$
$0 \times 2 \mathrm{C}$ CD DE EF F0 PTE 1: PPN 100 (5) valid 0
$0 \times 30-3$ BA $0 A B A$ A page fault!
$0 \times 34-7$ DB 0B DB 0B
$0 \times 38-\mathrm{BEC} 0 \mathrm{CEC} 0 \mathrm{C}$
$0 \times 3 \mathrm{C}-\mathrm{FFC} 0 \mathrm{CF} 0 \mathrm{C}$

## 2-level exercise (4)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register $0 \times 08$; translate virtual address $0 \times 1$ CB
physical bytes addresses $\qquad$

physical bytes addresses
$\qquad$
$0 \times 20-3$ D0 D1 D2 D3
0x24-7 D4 D5 D6 D7
$0 \times 28-\mathrm{B} 89 \mathrm{9A} \mathrm{AB} \mathrm{BC}$
$0 \times 2 \mathrm{C}-\mathrm{F}$ CD DE EF F0
$0 \times 30-3$ BA 0A BA 0A
$0 \times 34-7$ DB 0B DB 0B
$0 \times 38-\mathrm{BEC} \mathrm{0C} \mathrm{EC} \mathrm{0C}$
$0 \times 3 \mathrm{C}-\mathrm{FFC} 0 \mathrm{CF} 0 \mathrm{C}$

## 2-level exercise (4)

9-bit virtual addresses, 6 -bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register $0 \times 08$; translate virtual address $0 \times 1 C B$

## physical bytes

addresses


| 0x00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
| 1C | 1C 2C 3C 4C |

physical bytes addresses

| $0 \times 20-3$ | D0 D1 D2 D3 |
| :--- | :--- | :--- |
| $0 \times 24-7$ | D4 D5 D6 D7 |
| $0 \times 28-B$ | 89 9A AB BC |
| $0 \times 2 C-F$ | CD DE EF F0 |
| $0 \times 30-3$ | BA 0A BA 0A |
| $0 \times 34-7$ | DB 0B DB 0B |
| $0 \times 38-B$ | EC 0C EC 0C |
| $0 \times 3 C-F$ | FC 0C FC 0C |

                                    \(0 \times 1 C B=111001011\)
    PTE 1: $0 \times F F$ at $0 \times 0 F$
PTE 1: PPN 111 (7) valid 1
PTE 2: $0 \times 0 \mathrm{C}$ at $0 \times 39$
PTE 2: PPN 000 (0) valid 0 page fault!

## 2-level exercise (4)

9-bit virtual addresses, 6 -bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register $0 \times 08$; translate virtual address $0 \times 1 C B$

## physical bytes

addresses


| 0x00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
| 1C | 1C 2C 3C 4C |

physical bytes addresses

| $0 \times 20-3$ | D0 D1 D2 D3 |
| :--- | :--- | :--- |
| $0 \times 24-7$ | D4 D5 D6 D7 |
| $0 \times 28-B$ | 89 9A AB BC |
| $0 \times 2 C-F$ | CD DE EF F0 |
| $0 \times 30-3$ | BA 0A BA 0A |
| $0 \times 34-7$ | DB 0B DB 0B |
| $0 \times 38-B$ | EC 0C EC 0C |
| $0 \times 3 C-F$ | FC 0C FC 0C |

$0 \times 1 C B=111001011$
PTE 1: $0 \times F F$ at $0 \times 0 F$
PTE 1: PPN 111 (7) valid 1
PTE 2: $0 \times 0 \mathrm{C}$ at $0 \times 39$
PTE 2: PPN 000 (0) valid 0 page fault!

## 2-level exercise (4)

9-bit virtual addresses, 6 -bit physical; 8 byte pages, 1 byte PTE page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused page table base register $0 \times 08$; translate virtual address $0 \times 1 C B$

## physical bytes

addresses


| 0x00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
| 1C | 1C 2C 3C 4C |

physical bytes addresses

| $0 \times 20-3$ | D0 D1 D2 D3 |
| :--- | :--- | :--- |
| $0 \times 24-7$ | D4 D5 D6 D7 |
| $0 \times 28-B$ | 89 9A AB BC |
| $0 \times 2 C-F$ | CD DE EF F0 |
| $0 \times 30-3$ | BA 0A BA 0A |
| $0 \times 34-7$ | DB 0B DB 0B |
| $0 \times 38-B$ | EC 0C EC 0C |
| $0 \times 3 C-F$ | FC 0C FC 0C |

                                    \(0 \times 1 C B=111001011\)
    PTE 1: $0 \times F F$ at $0 \times 0 F$
PTE 1: PPN 111 (7) valid 1
PTE 2: $0 \times 0 \mathrm{C}$ at $0 \times 39$
PTE 2: PPN 000 (0) valid 0 page fault!

## 2-level exercise (5)

10-bit virtual addresses, 6 -bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused page table base register $0 \times 10$; translate virtual address $0 \times 376$ physical bytes addresses $\qquad$

| -00- | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| 0x08-B | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| 0x14-7 | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
| $0 \times 1 \mathrm{C}-\mathrm{F}$ | AC BC DC EC | physical bytes addresses $\qquad$


| $0 \times 20-3$ | D0 E1 D2 D3 |
| :--- | :--- |
| $0 \times 24-7$ | D4 E5 D6 E7 |
| $0 \times 28-B$ | 89 9A AB BC |
| $0 \times 2 C-F$ | CD DE EF F0 |
| $0 \times 30-3$ | BA 0A BA 0A |
| $0 \times 34-7$ | DB 0B DB 0B |
| $0 \times 38-\mathrm{BC} \mathrm{OC} \mathrm{EC} \mathrm{0C}$ |  |
| $0 \times 3 C-F$ | FC 0C FC 0C |

## 2-level exercise (5)

10-bit virtual addresses, 6 -bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused page table base register $0 \times 10$; translate virtual address $0 \times 376$
physical bytes addresses $\qquad$

| 00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08-\mathrm{B}$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
|  | DC |

physical bytes addresses
$0 \times 20-3$ D0 E1 D2 D3
$0 \times 24-7$ D4 E5 D6 E7
$0 \times 28-\mathrm{B} 89$ 9A AB BC
$0 \times 2 \mathrm{C}-\mathrm{F}$ CD DE EF F0
$0 \times 30-3$ BA 0A BA 0A
$0 \times 34-7$ DB 0B DB 0B
$0 \times 38-\mathrm{BEC} 0 \mathrm{CEC} 0 \mathrm{C}$
$0 \times 3 \mathrm{C}-\mathrm{FFC} 0 \mathrm{CF} 0 \mathrm{C}$
$0 \times 376=1101110110$
PTE 1: $0 \times 10+6 \times 2=0 \times 1 \mathrm{C}$ :
AC BC
PTE 1: PPN 10 valid 1
PTE 2: $0 \times 20+7 \times 2=0 \times 2 \mathrm{E}$ :
EF F0
PTE 2: PPN 11 valid 1
$110110=0 \times 36 \rightarrow$ DB

## 2-level exercise (5)

10-bit virtual addresses, 6 -bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused page table base register $0 \times 10$; translate virtual address $0 \times 376$
physical bytes addresses $\qquad$

| 00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08-\mathrm{B}$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
|  | DC |

physical bytes addresses
$0 \times 20-3$ D0 E1 D2 D3
$0 \times 24-7$ D4 E5 D6 E7
$0 \times 28-\mathrm{B} 89$ 9A AB BC
$0 \times 2 \mathrm{C}-\mathrm{F}$ CD DE EF F0
$0 \times 30-3$ BA 0A BA 0A
$0 \times 34-7$ DB 0B DB 0B
$0 \times 38-\mathrm{BEC} 0 \mathrm{CEC} 0 \mathrm{C}$
$0 \times 3 \mathrm{C}-\mathrm{FFC} 0 \mathrm{CFC} 0 \mathrm{C}$
$0 \times 376=1101110110$
PTE 1: $0 \times 10+6 \times 2=0 \times 1 \mathrm{C}$ :
AC BC
PTE 1: PPN 10 valid 1
PTE 2: $0 \times 20+7 \times 2=0 \times 2 \mathrm{E}$ :
EF F0
PTE 2: PPN 11 valid 1
$110110=0 \times 36 \rightarrow$ DB

## 2-level exercise (5)

10-bit virtual addresses, 6 -bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused page table base register $0 \times 10$; translate virtual address $0 \times 376$

## physical bytes

addresses

| 00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08-\mathrm{B}$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
|  | DC |

physical bytes addresses
$\qquad$
0x20-3D0 E1 D2 D3
$0 \times 24-7$ D4 E5 D6 E7
$0 \times 28-\mathrm{B} 89$ 9A AB BC
$0 \times 2 \mathrm{C}-\mathrm{F}$ CD DE EF F0
$0 \times 30-3$ BA 0A BA 0A
$0 \times 34-7$ DB 0B DB 0B
$0 \times 38-\mathrm{BEC} \mathrm{0C} \mathrm{EC} \mathrm{0C}$
$0 \times 3 \mathrm{C}-\mathrm{FFC} 0 \mathrm{CF} 0 \mathrm{C}$
$0 \times 376=1101110110$
PTE 1: $0 \times 10+6 \times 2=0 \times 1 \mathrm{C}$ :
AC BC
PTE 1: PPN 10 valid 1
PTE 2: $0 \times 20+7 \times 2=0 \times 2 \mathrm{E}$ :
EF F0
PTE 2: PPN 11 valid 1
$110110=0 \times 36 \rightarrow$ DB

## 2-level exercise (5)

10-bit virtual addresses, 6 -bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused page table base register $0 \times 10$; translate virtual address $0 \times 376$

## physical bytes

addresses

| 00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08-\mathrm{B}$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
|  | DC |

physical bytes addresses
$0 \times 20-3$ D0 E1 D2 D3
$0 \times 24-7$ D4 E5 D6 E7
$0 \times 28-\mathrm{B} 89$ 9A AB BC
$0 \times 2 \mathrm{C}-\mathrm{F}$ CD DE EF F0
$0 \times 30-3$ BA 0A BA 0A
0x34-7 DB 0B DB 0B
$0 \times 38-\mathrm{BEC} \mathrm{0C} \mathrm{EC} \mathrm{0C}$
$0 \times 3 \mathrm{C}-\mathrm{FFC} 0 \mathrm{CFC} 0 \mathrm{C}$
$0 \times 376=1101110110$
PTE 1: $0 \times 10+6 \times 2=0 \times 1 \mathrm{C}$ :
AC BC
PTE 1: PPN 10 valid 1
PTE 2: $0 \times 20+7 \times 2=0 \times 2 \mathrm{E}$ :
EF F0
PTE 2: PPN 11 valid 1
$110110=0 \times 36 \rightarrow D B$

## 2-level exercise (5)

10-bit virtual addresses, 6 -bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused page table base register $0 \times 10$; translate virtual address $0 \times 376$
physical bytes addresses $\qquad$

| 0x00-3 | 00112233 |
| :---: | :---: |
| $0 \times 04$ | 44556677 |
| $0 \times 08$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14$ | 1B 2B 3B 4B |
| $0 \times 18$ | 1C 2C 3C 4C |
|  | $C$ BC DC |

physical bytes addresses
0x20-3 D0 E1 D2 D3
$0 \times 24-7$ D4 E5 D6 E7
$0 \times 28-\mathrm{B} 89$ 9A AB BC
$0 \times 2 \mathrm{C}-\mathrm{F}$ CD DE EF F0
$0 \times 30-3$ BA 0A BA 0A
$0 \times 34-7$ DB 0B DB 0B
$0 \times 38-\mathrm{BEC} 0 \mathrm{CEC} 0 \mathrm{C}$
$0 \times 3 \mathrm{C}-\mathrm{FFC} 0 \mathrm{CFC} 0 \mathrm{C}$
$0 \times 376=1101110110$
PTE 1: $0 \times 10+6 \times 2=0 \times 1 \mathrm{C}$ :
AC BC
PTE 1: PPN 10 valid 1
PTE 2: $0 \times 20+7 \times 2=0 \times 2 \mathrm{E}$ :
EF F0
PTE 2: PPN 11 valid 1
$110110=0 \times 36 \rightarrow \mathrm{DB}$

## 2-level exercise (5)

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused page table base register $0 \times 10$; translate virtual address $0 \times 376$
physical bytes
addresses $\qquad$

| 00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08-\mathrm{B}$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
|  | DC |

physical bytes addresses
$0 \times 20-3$ D0 E1 D2 D3
$0 \times 24-7$ D4 E5 D6 E7
$0 \times 28-\mathrm{B} 89$ 9A AB BC
$0 \times 2 \mathrm{C}-\mathrm{F}$ CD DE EF F0
$0 \times 30-3$ BA 0A BA 0A
$0 \times 34-7$ DB 0B DB 0B
$0 \times 38-\mathrm{BEC} 0 \mathrm{CEC} 0 \mathrm{C}$
$0 \times 3 \mathrm{C}-\mathrm{FFC} 0 \mathrm{CF} 0 \mathrm{C}$
$0 \times 376=1101110110$
PTE 1: $0 \times 10+6 \times 2=0 \times 1 \mathrm{C}$ :
AC BC
PTE 1: PPN 10 valid 1
PTE 2: $0 \times 20+7 \times 2=0 \times 2 \mathrm{E}$ :
EF F0
PTE 2: PPN 11 valid 1
$110110=0 \times 36 \rightarrow$ DB

## 2-level exercise (5)

10-bit virtual addresses, 6 -bit physical; 16 byte pages, 2 byte PTE page tables 1 page; PTE 1st byte: (MSB) 2-bit PPN, valid bit; rest unused page table base register $0 \times 10$; translate virtual address $0 \times 376$

## physical bytes

addresses

| 00-3 | 00112233 |
| :---: | :---: |
| 0x04-7 | 44556677 |
| $0 \times 08-\mathrm{B}$ | 8899 AA BB |
| $0 \times 0 \mathrm{C}-\mathrm{F}$ | CC DD EE FF |
| 0x10-3 | 1A 2A 3A 4A |
| $0 \times 14-7$ | 1B 2B 3B 4B |
| $0 \times 18-\mathrm{B}$ | 1C 2C 3C 4C |
|  | DC |

physical bytes addresses
$0 \times 20-3$ D0 E1 D2 D3
$0 \times 24-7$ D4 E5 D6 E7
$0 \times 28-\mathrm{B} 89$ 9A AB BC
$0 \times 2 \mathrm{C}-\mathrm{F}$ CD DE EF F0
$0 \times 30-3$ BA 0A BA 0A
0x34-7 DB 0B DB 0B
$0 \times 38-\mathrm{BEC} \mathrm{0C} \mathrm{EC} \mathrm{0C}$
$0 \times 3 \mathrm{C}-\mathrm{FFC} 0 \mathrm{CFC} 0 \mathrm{C}$
$0 \times 376=1101110110$
PTE 1: $0 \times 10+6 \times 2=0 \times 1 \mathrm{C}$ :
AC BC
PTE 1: PPN 10 valid 1
PTE 2: $0 \times 20+7 \times 2=0 \times 2 \mathrm{E}$ :
EF F0
PTE 2: PPN 11 valid 1
$110110=0 \times 36 \rightarrow D B$

