pipelining 2

last time

cryptographic hashes impractical to find values with particular hash suitable summary for signatures

asymmetric key agreement specialized protocol (even though not strictly needed) private data \rightarrow key share my key share mixed with their private data = our key

TLS — asymmetric to do symmetric + certificates

pipelining divide into steps instr. 2 starts step A when instr. 1 starts step B instr. 3 starts step A when instr. 2 starts step B

anonymous feedback (1)

"Can the TA Office Hour Queue actually be a queue and be first come first serve? It is very frustrating to be at office hours (one of the first people there) and then have people essentially cut you in line because (as a TA explained - the queue prioritizes people who have not gone to office hours before)."

anonymous feedback (2)

"I really like the analogy you used at the end of last class with the washing machine. For a student like me who doesn't always intuitively get the examples/motivation behind what you speak about in class, the analogy really helped me understand the purpose of overlapping steps and the terminology such as latency and throughput."

that analogy's courtesy of Patterson and Hennessy, *Computer Organiztion and Design*

anonymous feedback (3)

"I've gone to almost every lecture this semester and I felt a lot less prepared for the guiz guestions on the secure channels unit than the other units. Not sure if the guiz was harder than others or the lecture was just harder for me to understand, but either way I think the lectures on this unit should be slowed down a bit in general, and in particular spend more time comparing and contrasting different security methods/attack types and include more diagrams illustrating exchanges of messages and keys."

quiz Q1 (0a)

 $\mathsf{student} \to \mathsf{registrar}$

no protection (attacker can know/replace) name (copy also public-key encrypted, but attacker can still replace) number of items in list of requested courses

hashed + signed (attacker can check guesses but cannot replace/add)

course identities being registered for (copy also public-key encrypted, but attacker can still replace)

public-key encrypted (attacker cannot read, but can replace) course section requested

quiz Q1 (0b)

 $\mathsf{registrar} \to \mathsf{student}$

signed (attacker cannot replace) name (known from other direction of protocol) time

public-key encrypted (attacker can replace) list of courses registered for

quiz Q1 (1)

re: authenticity

attacker can't forge signatures, but... student signature only over identity of course (not section) registrar signature only over open time + name

yes C: tamper message to omit classes

no D: cannot get student signature

yes E: signature doesn't protect section requested

yes F+G: can make up own list of courses, encrypt to student

quiz Q1 (2)

re: confidentiality

section encrypted to registrar, course numbers not

yes A, no B

quiz Q2

A: dropped — only one certificate authority actually verifies public key in chain, but can use information about different certificate authorities in chain

B+C: chain is bigger than if we just had trusted cert verify directly

D: can only have top-level certificate authorities, using chain to fill in

E: can trust certificate authority to to tell use to trust other certificate authority without persistently remembering other certificate authorities

quiz Q3

A: A can see that B successfully decrypted, so B got A's message somehow (even if in different context)

C: protocol has B decrypting arbitrary 'key' (encrypted to B) and sending it back

B has no way of knowing it is key versus something else (without additional steps)

D: A can reuse old message

E: B's reply needs to correspond to A's message

 Quiz
 Q4

 0
 1
 2
 3
 4
 5
 6

 A
 X
 X
 X
 X

 B
 X
 X
 X
 X

 C
 X
 X
 X
 X

quiz Q5

1000 + 7 stages total because of overlap

easily less than 1500 ns

exercise: throughput/latency (1) cycle # 0 1 2 3 4 5 6 7 8

0x100: add %r8, %r9

0x108: mov 0x1234(%r10), %r11

0×110: ...

•••

Μ

Ε

W

Е

F D

F D

suppose cycle time is 500 ps exercise: latency of one instruction? A. 100 ps B. 500 ps C. 2000 ps D. 2500 ps E. something else

exercise: throughput/latency (1)*cycle* # 0 1 2 3 4 5 6 7 8 DE 0x100: add %r8, %r9 F Μ

0x108: mov 0x1234(%r10), %r11

0x110: ...

...

Ε

F

W

W

suppose cycle time is 500 ps

exercise: latency of one instruction? A. 100 ps B. 500 ps C. 2000 ps D. 2500 ps E. something else

exercise: throughput overall? A. 1 instr/100 ps B. 1 instr/500 ps C. 1 instr/2000ps D. 1 instr/2500 ps E. something else

exercise: throughput/latency (2)

0x100: add %r8, %r9 0x108: mov 0x1234(%r10), %r11 0x110: ... cycle # 0 1 2 3 4 F D E M W F D E M

cycle \neq 0 1 2 3 4 5 6 7 80x100: add %r8, %r9F1F2D1D2E1E2M1M2W1W0x108: mov 0x1234(%r10), %r11F1F2D1D2E1E2M1M2W0x110:

double number of pipeline stages (to 10) + decrease cycle time from 500 ps to 250 ps — throughput? A. 1 instr/100 ps B. 1 instr/250 ps C. 1 instr/1000ps D. 1 instr/5000 ps

E. something else













diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily? Probably not...



diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily? Probably not...



diminishing returns: uneven split

Can we split up some logic (e.g. adder) arbitrarily? Probably not...

.



a data hazard





	fetch	fetch/	decode	decode/execute		execute/memory		memory/writeback		
cycle	PC	rA	rB	R[rB]	R[rB]	rB	sum	rB	sum	rB
Θ	0×0									
1	0x2	8	9							
2		9	8	800	900	9				
3				900	800	8	1700	9		
4							1700	8	1700	9
5]								1700	8

a data hazard





	fetch	fetch/	decode	decode/execute			execute/memory		memory/writebac		
cycle	PC	rA	rB	R[rB]	R[rB]	rB	sum	rB	sum	rB	
Θ	0×0										
1	0x2	8	9								
2		9	8	800	900	9					
3				900	800	8	1700	9			
4		1700 8									
5]	should be 1700									

data hazard

addq %r8, %r9 // (1) addq %r9, %r8 // (2)

step#	pipeline implementation	ISA specification
1	read r8, r9 for (1)	read r8, r9 for (1)
2	read r9, r8 for (2)	write r9 for (1)
3	write r9 for (1)	read r9, r8 for (2)
4	write r8 for (2)	write r8 ror (2)

pipeline reads older value...

instead of value ISA says was just written

data hazard compiler solution

addq %r8, %r9 nop nop addq %r9, %r8

one solution: change the ISA all addqs take effect three instructions later (assuming can read register value while it is being written back)

make it compiler's job

problem: recompile everytime processor changes?

data hazard compiler solution

addq %r8, %r9 nop nop addq %r9, %r8

one solution: change the ISA all addqs take effect three instructions later (assuming can read register value while it is being written back)

make it compiler's job

problem: recompile everytime processor changes?

24

stalling/nop pipeline diagram (1)*cycle* # 0 1 2 3 4 5 6 7 8 add %r8, %r9 Е М F D W nop F D Е М W nop F D E Μ W addg %r9, %r8 E F М W D

stalling/nop pipeline diagram (1)

add %r8, %r9

nop

nop

addq %r9, %r8

assumption: if writing register value register file will return that value for reads

not actually way register file worked in single-cycle CPU (e.g. can read old %r9 while writing new %r9)



stalling/nop pipeline diagrar	n	(2	2)						
cycle #	0	1	2	3	4	5	6	7	8
add %r8, %r9	F	D	Е	М	W				
nop		F	D	Е	М	W			
nop			F	D	Е	М	W		
nop				F	D	Е	М	W	
addq %r9, %r8					F	D	Е	М	W



if we didn't modify the register file, we'd need an extra cycle

data hazard hardware solution

```
addq %r8, %r9
// hardware inserts: nop
// hardware inserts: nop
addq %r9, %r8
```

how about hardware add nops?

called stalling

```
extra logic:
sometimes don't change PC
sometimes put do-nothing values in pipeline registers
```

opportunity

```
// initially %r8 = 800,
// %r9 = 900, etc.
0x0: addq %r8, %r9
0x2: addq %r9, %r8
...
```

fetch/decode decode/execute execute/memory memory/writeback fetch R[rB R[rB] cycle PC rA rВ rΒ rВ rВ sum sum 0 0x0 0x2 8 9 1 9 8 9 2 800 900 8 3 900 800 1700 9 8 17001700 9 4 should be 1700 5 1700 8

exploiting the opportunity



exploiting the opportunity



opportunity 2

//	in	itial	lly	%r	-8	=	800,	
//				%r	-9	=	900,	etc.
0x0	:	addq	%r8	3,	%r	-9		
0x2	:	nop						
0x3	:	addq	%r9	Э,	%r	8		

. . .

	fetch	fetch/	decode	decode/execute		execute/memory		memory/writebac		
cycle	PC	rA	rB	R[rB	R[rB]	rB	sum	rB	sum	rB
Θ	0×0									
1	0x2	8	9]						
2	0x3			800	900	9				
3		9	8				1700	9]	-
4				900	800	8			1700	9
5										
6	should be 1700									9

exploiting the opportunity



exercise: forwarding paths cycle # 0 1 2 3 4 5 6 7 8addg %r8, %r9 FDEMW FDEMW subg %r8, %r10 xorg %r8, %r9 FDEMW andg %r9, %r8 FDEMW in subg, %r8 is _____ addg. in xorq, %r9 is _____ addq. in andg, %r9 is _____ addg.

in andq, %r9 is _____ xorq. A: not forwarded from B-D: forwarded to decode from {execute,memory,writeback} stage of

unsolved problem



combine stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in subg's decode stage (since easier than detecting it in fetch stage)

unsolved problem



combine stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in subq's decode stage (since easier than detecting it in fetch stage)

solveable problem

why can't we...



clock cycle needs to be long enough to go through data cache AND to go through math circuits! (which we were trying to avoid by putting them in separate stages)

why can't we...



clock cycle needs to be long enough to go through data cache AND to go through math circuits! (which we were trying to avoid by putting them in separate stages)

control hazard

- 0x00: cmpq %r8, %r9 0x08: je 0xFFFF
- 0x10: addq %r10, %r11

	fetch	fetch ightarrow	decode	ecode-	→e×ecut	$execute \rightarrow write$	execu	te ightarrow writeback	
cycle	PC	rA	rB	R[rA]	R[rB]	result			
Θ	0×0								
1	0x8	8	9			_			
2	???			800	900				
3	???					less than			

control hazard

0x00: cmpq %r8, %r9 0x08: je 0xFFFF 0x10: addq %r10, %r11

	fetch	fetch→	decode d	ecode-	\rightarrow execut	$execute \rightarrow write$	execu	$te { ightarrow} writeback$	
cycle	PC	rA	rB	R[rA]	R[rB]	result			
Θ	0×0								
1	9×8	9	9			_			
2	???			800	900				
3	???					less than			

0xFFFF if R[8] = R[9]; 0x10 otherwise

cmpq %r8, %r9 ine LABEL // not taken xorg %r10, %r11 movg %r11, 0(%r12) cvcle # 0 1 2 3 4 5 6 7 8cmpg %r8, %r9 Μ W F D E ine LABEL F Е Μ W D (do nothing) F E D Μ W (do nothing) F Е М W D xorg %r10, %r11 F E М D movq %r11, 0(%r12) Ε F D

W

М

```
cmpq %r8, %r9
       ine LABEL
                   // not taken
       xorg %r10, %r11
       movg %r11, 0(%r12)
                              cycle # 0 1 2 3 4 5 6 7 8
cmpg %r8, %r9
                          compare sets flags E
                                                 W
                                              Μ
ine LABEL
                                         F
                                               Е
                                                 Μ
                                                    W
                                            D
(do nothing)
                                            F
                                                 E
                                               D
                                                    Μ
                                                       W
(do nothing)
                                               F
                                                    Е
                                                          W
                                                       Μ
                                                 D
xorg %r10, %r11
                                                  F
                                                       E
                                                    D
                                                          Μ
                                                             W
movg %r11, 0(%r12)
                                                          Ε
                                                    F
                                                             Μ
                                                       D
```

```
cmpq %r8, %r9
       ine LABEL
                  // not taken
       xorg %r10, %r11
       movg %r11, 0(%r12)
                             cycle # 0 1 2 3 4 5 6 7 8
cmpg %r8, %r9
                                     F
                                       DE
                                             М
                                               W
ine LABEL compute if jump goes to LABED
                                            F
                                                Μ
                                                  W
(do nothing)
                                                E
                                          F
                                             D
                                                  Μ
                                                     W
(do nothing)
                                             F
                                                   Е
                                                     Μ
                                                        W
                                                D
xorg %r10, %r11
                                                F
                                                     E
                                                  D
                                                        М
                                                           W
movg %r11, 0(%r12)
                                                        E
                                                   F
                                                           Μ
                                                     D
```

```
cmpq %r8, %r9
       ine LABEL
                    // not taken
       xorg %r10, %r11
       movg %r11, 0(%r12)
                              cycle # 0 1 2 3 4 5 6 7 8
cmpg %r8, %r9
                                               Μ
                                                  W
                                       F
                                         D
                                            E
ine LABEL
                                          F
                                               Е
                                                  Μ
                                                     W
                                            D
(do nothing)
                                            F
                                                  E
                                                     М
                                               D
                                                        W
(do nothing)
                                               F
                                                     Е
                                                        Μ
                                                          W
                                                  D
xorg %r10, %r11
                               use computed result F
                                                        Е
                                                          М
                                                     D
                                                             W
movg %r11, 0(%r12)
                                                     F
                                                          E
                                                             Μ
                                                        D
```

•••

making guesses

```
cmpg %r8, %r9
         ine LABEL
         xorg %r10, %r11
         movg %r11, 0(%r12)
         . . .
LABEL: addg %r8, %r9
         imul %r13, %r14
speculate (guess): jne won't go to LABEL
```

right: 2 cycles faster!; wrong: undo guess before too late

jXX: speculating right (1)

```
cmpq %r8, %r9
jne LABEL
xorq %r10, %r11
movq %r11, 0(%r12)
...
```

LABEL: addq %r8, %r9 imul %r13, %r14

cmpq %r8, %r9
jne LABEL
xorq %r10, %r11
movq %r11, 0(%r12)

cycle # 0 1 2 3 4 5 6 7 8F E Μ D W F D Ε Μ W F Е D Μ W F F W D

39

xorg %r10, %r11

...

(inserted nop)

cmpg %r8, %r9

ine LABEL

```
movg %r11, 0(%r12)
```

(inserted nop)

```
LABEL: addg %r8, %r9
```

imul %r13, %r14



F



W 39

jXX: speculating wrong

cycle # 0 1 2 3 4 5 6 7 8 cmpg %r8, %r9 F F М D W ine LABEL F D E М W xorg %r10, %r11 F instruction "squashed" D (inserted nop) F movg %r11, 0(%r12) instruction "squashed" (inserted nop) E Μ W D LABEL: addg %r8, %r9 F E М D W imul %r13, %r14 F F Μ

"squashed" instructions

on misprediction need to undo partially executed instructions

mostly: remove from pipeline registers

more complicated pipelines: replace written values in cache/registers/etc.

backup slides

exercise: forwarding paths (2) *cycle* # 0 1 2 3 4 5 6 7 8 addg %r8, %r9 suba %r8, %r9 ret (goes to andq) andg %r10, %r9 in subg. %r8 is _____ addg. in subg, %r9 is _____ addg. in andg, %r9 is _____ subg. in andg, %r9 is _____ addg. A: not forwarded from B-D: forwarded to decode from $\{execute memory writeback\}$ stage of

42