

Pipe Hazards (finish) / Caching

1

minor HCL update

new version of hclrs.tar:

removes poptest.yo from list of tests for seqhw, pipehw2

gives error if you try to assign to register output:

```
register xY { foo : 1 = 0; }
```

```
x_foo = 0; Y_foo = 1;
```

(previously: silently choose a value to give Y_foo)

2

post-quiz Q1 B

```
rmmovq %rcx, 0(%rdx)
    // reads: %rcx, %rdx
    // writes: data memory [no registers!]
nop
addq %rcx, %rdx
    // reads: %rcx, %rdx
    // writes: %rdx
```

read to read → no dependency


3

post-quiz Q1 D

	cycle #	0	1	2	3	4	5	6	7	8
addq %rax, %rbx		F	D	E	M	W				
nop			F	D	E	M	W			
nop				F	D	E	M	W		
addq %rbx, %rcx					F	D	E	M	W	

4

post-quiz Q1 D




4

post-quiz Q 2

goal: squash instruction currently in execute

i.e. C disappears from the pipeline instead of advancing to memory




5

post-quiz Q 2

goal: squash instruction currently in execute

i.e. C disappears from the pipeline instead of advancing to memory




5

post-quiz Q 2

goal: squash instruction currently in execute

i.e. C disappears from the pipeline instead of advancing to memory




5

post-quiz Q 2

goal: squash instruction currently in execute

i.e. C disappears from the pipeline instead of advancing to memory




5

post-quiz Q 2

goal: squash instruction currently in execute

i.e. C disappears from the pipeline instead of advancing to memory




5

post-quiz Q 3

our/book's CPU predicts branches as **always taken**

use branch result at **beginning of jump's memory stage**




6

post-quiz Q 3

our/book's CPU predicts branches as **always taken**

use branch result at **beginning of jump's memory stage**




6

post-quiz Q 4

irmovq → rmmovq: needs %rax

mrmovq → subq: needs %rbx




7

post-quiz Q 5

irmovq → rmmovq: needs %rax

mrmovq → subq: needs %rbx



8

after forwarding/prediction

where do we still need to stall?

memory output needed in fetch

ret followed by anything

memory output needed in execute

mrmovq or popq + use

(in immediately following instruction)

9

overall CPU

5 stage pipeline

1 instruction completes **every cycle — except hazards**

most data hazards: solved by forwarding

load/use hazard: 1 cycle of stalling

jXX control hazard: branch prediction + squashing

2 cycle penalty for misprediction

(correct misprediction after jXX finishes execute)

ret control hazard: 3 cycles of stalling

(fetch next instruction after ret finishes memory)

10

pipeline with different hazards

example: 4-stage pipeline:

fetch/decode/execute+memory/writeback

```

addq %rax, %r8 // 4 stage // 5 stage
subq %rax, %r9 // W // M
xorq %rax, %r10 // EM // E
andq %r8, %r11 // D // D
    
```

11

pipeline with different hazards

example: 4-stage pipeline:

fetch/decode/execute+memory/writeback

```

addq %rax, %r8 // 4 stage // 5 stage
subq %rax, %r9 // W // M
xorq %rax, %r10 // EM // E
andq %r8, %r11 // D // D
    
```

addq/andq is hazard with 5-stage pipeline

addq/andq is **not** a hazard with 4-stage pipeline

11

exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

result only available after second execute stage

where does forwarding, stalls occur?

	cycle #	0	1	2	3	4	5	6	7	8
addq %rcx, %r9		F	D	E1	E2	M	W			
addq %r9, %rbx										
addq %rax, %r9										
rmmovq %r9, (%rbx)										

12

exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	cycle #	0	1	2	3	4	5	6	7	8
addq %rcx, %r9		F	D	E1	E2	M	W			
addq %r9, %rbx										
addq %rax, %r9										
rmmovq %r9, (%rbx)										

13

exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	cycle #	0	1	2	3	4	5	6	7	8
addq %rcx, %r9		F	D	E1	E2	M	W			
addq %r9, %rbx			F	D	E1	E2	M	W		
addq %rax, %r9				F	D	E1	E2	M	W	
rmmovq %r9, (%rbx)					F	D	E1	E2	M	W

13

exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	cycle #	0	1	2	3	4	5	6	7	8	
addq %rcx, %r9		F	D	E1	E2	M	W				
addq %r9, %rbx			F	D	E1	E2	M	W			
addq %r9, %rbx			F	D	D	E1	E2	M	W		
addq %rax, %r9				F	D	E1	E2	M	W		
addq %rax, %r9				F	F	D	E1	E2	M	W	
rmmovq %r9, (%rbx)					F	D	E1	E2	M	W	
rmmovq %r9, (%rbx)						F	D	E1	E2	M	W

13

missing pieces

multi-cycle memories

beyond pipelining: out-of-order, multiple issue

14

missing pieces

multi-cycle memories

beyond pipelining: out-of-order, multiple issue

15

multi-cycle memories

ideal case for memories: single-cycle

achieved with **caches** (next topic)
fast access to small number of things

typical performance:

90+% of the time: single-cycle

sometimes many cycles (3–400+)

16

variable speed memories

cycle # 0 1 2 3 4 5 6 7 8

memory is fast: (cache "hit"; recently accessed?)

mrmovq 0(%rbx), %r8	F	D	E	M	W				
mrmovq 0(%rcx), %r9		F	D	E	M	W			
addq %r8, %r9			F	D	D	E	M	W	

memory is slow: (cache "miss")

mrmovq 0(%rbx), %r8	F	D	E	M	M	M	M	M	W				
mrmovq 0(%rcx), %r9		F	D	E	E	E	E	E	E	M	M	M	M
addq %r8, %r9			F	D	D	D	D	D	D	D	D	D	D

17

missing pieces

multi-cycle memories

beyond pipelining: out-of-order, multiple issue

18

beyond pipelining: multiple issue

start **more than one instruction/cycle**

multiple parallel pipelines; many-input/output register file

hazard handling much more complex

cycle # 0 1 2 3 4 5 6 7 8

addq %r8, %r9	F	D	E	M	W				
subq %r10, %r11		F	D	E	M	W			
xorq %r9, %r11			F	D	E	M	W		
subq %r10, %rbx				F	D	E	M	W	

...


19

beyond pipelining: out-of-order

find **later instructions to do** instead of stalling

lists of available instructions in pipeline registers
take any instruction with available values

provide **illusion that work is still done in order**
much more complicated hazard handling logic



20

better branch prediction

forward (target > PC) not taken; backward taken

intuition: loops:

```

LOOP: ...
      ...
      je LOOP

LOOP: ...
      jne SKIP_LOOP
      ...
      jmp LOOP
SKIP_LOOP:
    
```

21

predicting ret: extra copy of stack

predicting ret — stack in processor registers

different than real stack/out of room? just slower

baz saved registers
baz return address
bar saved registers
bar return address
foo local variables
foo saved registers
foo return address
foo saved registers

baz return address
bar return address
foo return address

(partial?) stack
in CPU registers

stack in memory

22

prediction before fetch



real processors can take **multiple cycles** to read instruction memory

predict branches **before reading their opcodes**

how — more extra data structures
tables of recent branches (often many kilobytes)

23

2004 CPU



■ Branch Prediction (approximate)

Image: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)

stalling/misprediction and latency

hazard handling where pipeline **latency** matters

longer pipeline — larger penalty

part of Intel's Pentium 4 problem (c. 2000)

on release: 50% higher clock rate, **2-3x pipeline stages** of competitors

out-of-order, multiple issue processor

first-generation review quote:

For today's buyer, the Pentium 4 simply doesn't make sense. It's **slower** than the competition in just about every area, it's more expensive, it's

Review quote: Anand Lai Shimpi, "Intel Pentium 4 1.4 & 1.5 GHz", AnandTech, 20 November 2000

2004 CPU




Image: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)

2004 CPU





Image: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)



▲ Registers

2004 CPU





AMD 64 Opteron
Image: approx 2004 AMD press image of Opteron die;
prox register location via chip-architect.org (Hans de Vries)

2004 CPU





AMD 64 Opteron
Image: approx 2004 AMD press image of Opteron die;
prox register location via chip-architect.org (Hans de Vries)

2004 CPU




AMD 64 Opteron
Image: approx 2004 AMD press image of Opteron die;
prox register location via chip-architect.org (Hans de Vries)

2004 CPU




AMD 64 Opteron
Image: approx 2004 AMD press image of Opteron die;
prox register location via chip-architect.org (Hans de Vries)


2004 CPU




cache: real memory



cache: real memory



the place of cache



memory hierarchy goals

performance of the fastest (smallest) memory

hide 100x latency difference? 99+% hit (= value found in cache) rate

capacity of the largest (slowest) memory

29

memory hierarchy assumptions

temporal locality

“if a value is accessed now, it will be accessed again soon”

caches should keep **recently accessed values**

spatial locality

“if a value is accessed now, adjacent values will be accessed soon”

caches should **store adjacent values at the same time**

natural properties of programs — think about loops

30

locality examples

```
double computeMean(int length, double *values) {
    double total = 0.0;
    for (int i = 0; i < length; ++i) {
        total += values[i];
    }
    return total / length;
}
```

temporal locality: machine code of the loop

spatial locality: machine code of most consecutive instructions

temporal locality: total, i, length accessed repeatedly

spatial locality: values[i+1] accessed after values[i]

31

building a (direct-mapped) cache

Cache

value
00 00
00 00
00 00
00 00

cache block: 2 bytes

Memory

addresses	bytes
00000-00001	00 11
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1
...	...

32

building a (direct-mapped) cache

read byte at 01011?

Cache		Memory	
value	addresses	bytes	
00 00	00000-00001	00 11	
00 00	00010-00011	22 33	
00 00	00100-00101	55 55	
00 00	00110-00111	66 77	
	01000-01001	88 99	
	01010-01011	AA BB	
	01100-01101	CC DD	
	01110-01111	EE FF	
	10000-10001	F0 F1	
	

cache block: 2 bytes

32

building a (direct-mapped) cache

read byte at 01011?

exactly **one place** for each address
spread out what can go in a block

Cache		Memory	
index	value	addresses	bytes
00	00 00	00000-00001	00 11
01	00 00	00010-00011	22 33
10	00 00	00100-00101	55 55
11	00 00	00110-00111	66 77
		01000-01001	88 99
		01010-01011	AA BB
		01100-01101	CC DD
		01110-01111	EE FF
		10000-10001	F0 F1
	

cache block: 2 bytes
direct-mapped

32

building a (direct-mapped) cache

read byte at 01011?

exactly **one place** for each address
spread out what can go in a block

Cache		Memory	
index	value	addresses	bytes
00	00 00	00000-00001	00 11
01	00 00	00010-00011	22 33
10	00 00	00100-00101	55 55
11	00 00	00110-00111	66 77
		01000-01001	88 99
		01010-01011	AA BB
		01100-01101	CC DD
		01110-01111	EE FF
		10000-10001	F0 F1
	

cache block: 2 bytes
direct-mapped

32

building a (direct-mapped) cache

read byte at 01011?

exactly **one place** for each address
spread out what can go in a block

Cache		Memory	
index	value	addresses	bytes
00	00 00	00000-00001	00 11
01	00 00	00010-00011	22 33
10	00 00	00100-00101	55 55
11	00 00	00110-00111	66 77
		01000-01001	88 99
		01010-01011	AA BB
		01100-01101	CC DD
		01110-01111	EE FF
		10000-10001	F0 F1
	

cache block: 2 bytes
direct-mapped

32

building a (direct-mapped) cache

read byte at 01011?

Cache			Memory	
index	valid	value	addresses	bytes
00	0	00 00	00000-00001	00 11
01	0	00 00	00010-00011	22 33
10	0	00 00	00100-00101	55 55
11	0	00 00	00110-00111	66 77
			01000-01001	88 99
			01010-01011	AA BB
			01100-01101	CC DD
			01110-01111	EE FF
			10000-10001	F0 F1
		

cache block: 2 bytes
direct-mapped

Annotations:
 - "is this even a value?" points to the value field of index 01.
 - "need extra bit to know" points to the valid bit of index 01.

32

building a (direct-mapped) cache

read byte at 01011?
invalid, fetch

Cache			Memory	
index	valid	value	addresses	bytes
00	0	00 00	00000-00001	00 11
01	1	AA BB	00010-00011	22 33
10	0	00 00	00100-00101	55 55
11	0	00 00	00110-00111	66 77
			01000-01001	88 99
			01010-01011	AA BB
			01100-01101	CC DD
			01110-01111	EE FF
			10000-10001	F0 F1
		

cache block: 2 bytes
direct-mapped

32

building a (direct-mapped) cache

read byte at 01011?
invalid, fetch

Cache				Memory	
index	valid	tag	value	addresses	bytes
00	0	00	00 00	00000-00001	00 11
01	1	01	AA BB	00010-00011	22 33
10	0	00	00 00	00100-00101	55 55
11	0	00	00 00	00110-00111	66 77
			01000-01001	88 99	
			01010-01011	AA BB	
			01100-01101	CC DD	
			01110-01111	EE FF	
			10000-10001	F0 F1	
			

cache block: 2 bytes
direct-mapped

Annotations:
 - "value from 01010 or 00010?" points to the tag field of index 01.
 - "need tag to know" points to the tag field of index 10.

32

building a (direct-mapped) cache


read byte at 01011?
invalid, fetch

Cache				Memory	
index	valid	tag	value	addresses	bytes
00	0	00	00 00	00000-00001	00 11
01	1	01	AA BB	00010-00011	22 33
10	0	00	00 00	00100-00101	55 55
11	0	00	00 00	00110-00111	66 77
			01000-01001	88 99	
			01010-01011	AA BB	
			01100-01101	CC DD	
			01110-01111	EE FF	
			10000-10001	F0 F1	
			

cache block: 2 bytes
direct-mapped


32

cache operation (read)




33

cache operation (read)



33

cache operation (read)



33

Tag-Index-Offset (TIO)

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets	???	???	???
2 byte blocks, 8 sets	???	???	???
4 byte blocks, 2 sets	???	???	???

2 byte blocks, 4 sets

index	valid	tag	value
00	1	000	00 11
01	1	001	AA BB
10	0	--	-- --
11	1	001	EE FF

2 byte blocks, 8 sets

index	valid	tag	value
000	1	00	00 11
001	1	01	F1 F2
010	0	--	-- --
011	0	--	-- --
100	0	--	-- --
101	1	00	AA BB
110	0	--	-- --
111	1	00	EE FF

4 byte blocks, 2 sets

index	valid	tag	value
0	1	00	00 11 22 33
1	1	01	CC DD EE FF

34

Tag-Index-Offset (TIO)

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets	???	???	1
2 byte blocks, 8 sets	???	???	1
4 byte blocks, 2 sets	???	???	???

2 byte blocks, 4 sets				2 byte blocks, 8 sets			
index	valid	tag	value	index	valid	tag	value
00	1	000	00 11	000	1	00	00 11
01	1	001	AA BB	001	1	01	F1 F2
10	0	--	----	100	0	--	----
11	1	001	EE FF	101	1	00	AA BB

2 = 2¹ bytes in block
1 bit to say which byte

4 byte blocks, 2 sets			
index	valid	tag	value
0	1	00	00 11 22 33
1	1	01	CC DD EE FF

34

Tag-Index-Offset (TIO)

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets	???	???	1
2 byte blocks, 8 sets	???	???	1
4 byte blocks, 2 sets	???	???	11

2 byte blocks, 4 sets				2 byte blocks, 8 sets			
index	valid	tag	value	index	valid	tag	value
00	1	000	00 11	000	1	00	00 11
01	1	001	AA BB	001	1	01	F1 F2
10	0	--	----	100	0	--	----
11	1	001	EE FF	101	1	00	AA BB

4 = 2² bytes in block
2 bits to say which byte

4 byte blocks, 2 sets			
index	valid	tag	value
0	1	00	00 11 22 33
1	1	01	CC DD EE FF

34

Tag-Index-Offset (TIO)

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets	???	11	1
2 byte blocks, 8 sets	???	1	1
4 byte blocks, 2 sets	???	1	11

2 byte blocks, 4 sets				2 byte blocks, 8 sets			
index	valid	tag	value	index	valid	tag	value
00	1	000	00 11	000	1	00	00 11
01	1	001	AA BB	001	1	01	F1 F2
10	0	--	----	100	0	--	----
11	1	001	EE FF	101	1	00	AA BB

2² = 4 sets
2 bits to index set

4 byte blocks, 2 sets			
index	valid	tag	value
0	1	00	00 11 22 33
1	1	01	CC DD EE FF

34

Tag-Index-Offset (TIO)

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets	???	11	1
2 byte blocks, 8 sets	???	111	1
4 byte blocks, 2 sets	???	1	11

2 byte blocks, 4 sets				2 byte blocks, 8 sets			
index	valid	tag	value	index	valid	tag	value
00	1	000	00 11	000	1	00	00 11
01	1	001	AA BB	001	1	01	F1 F2
10	0	--	----	010	0	--	----
11	1	001	EE FF	011	0	--	----

2³ = 8 sets
3 bits to index set

4 byte blocks, 2 sets			
index	valid	tag	value
0	1	00	00 11 22 33
1	1	01	CC DD EE FF

34

Tag-Index-Offset (TIO)

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets	???	11	1
2 byte blocks, 8 sets	???	111	1
4 byte blocks, 2 sets	???	1	11

2 byte blocks, 4 sets				2 byte blocks, 8 sets			
index	valid	tag	value	index	valid	tag	value
00	1	000	00 11	000	1	00	00 11
01	1	001	AA BB	001	1	01	F1 F2
10	0	--	-- --	010	0	--	-- --
11	1	001	EE FF	011	0	--	-- --
				100	0	--	-- --
				101	0	--	-- --
				110	0	--	-- --
				111	1	00	EE FF

2¹ = 2 sets
1 bit to index set

Tag-Index-Offset (TIO)

address 001111 (stores value 0xFF)

cache	tag	index	offset
2 byte blocks, 4 sets	001	11	1
2 byte blocks, 8 sets	00	111	1
4 byte blocks, 2 sets	001	1	11

tag — whatever is left over

2 byte blocks, 8 sets			
index	valid	tag	value
000	1	00	00 11
001	1	01	F1 F2
010	0	--	-- --
011	0	--	-- --
100	0	--	-- --
101	1	00	AA BB
110	0	--	-- --
111	1	00	EE FF

4 byte blocks, 2 sets			
index	valid	tag	value
0	1	00	00 11 22 33
1	1	01	CC DD EE FF

Tag-Index-Offset formulas (direct-mapped only)

- m memory addresses bits (Y86-64: 64)
- $S = 2^s$ number of sets
- s (set) index bits
- $B = 2^b$ block size
- b (block) offset bits
- $t = m - (s + b)$ tag bits
- $C = B \times S$ cache size (if direct-mapped)

example access pattern (1)

2 byte blocks, 4 sets				
address (hex)	result	index	valid tag value	
00000000 (00)		00	0	
00000001 (01)		01	0	
01100011 (63)		10	0	
01100001 (61)		11	0	
01100010 (62)				
00000000 (00)				
01100100 (64)				

example access pattern (1)

2 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)		00	0		
00000001 (01)		00	0		
01100011 (63)		01	0		
01100001 (61)		01	0		
01100010 (62)		10	0		
00000000 (00)		10	0		
01100100 (64)		11	0		

$m = 8$ bit addresses
 $S = 4 = 2^s$ sets
 $s = 2$ (set) index bits

$B = 2 = 2^b$ byte block size
 $b = 1$ (block) offset bits
 $t = m - (s + b) = 5$ tag bits

36

example access pattern (1)

2 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)		00	0		
00000001 (01)		00	0		
01100011 (63)		01	0		
01100001 (61)		01	0		
01100010 (62)		10	0		
00000000 (00)		10	0		
01100100 (64)		11	0		

tag index offset

$m = 8$ bit addresses
 $S = 4 = 2^s$ sets
 $s = 2$ (set) index bits

$B = 2 = 2^b$ byte block size
 $b = 1$ (block) offset bits
 $t = m - (s + b) = 5$ tag bits

36

example access pattern (1)

2 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)	miss	00	1	000000	mem[0x00]
00000001 (01)		00	1	000000	mem[0x01]
01100011 (63)		01	0		
01100001 (61)		01	0		
01100010 (62)		10	0		
00000000 (00)		10	0		
01100100 (64)		11	0		

tag index offset

$m = 8$ bit addresses
 $S = 4 = 2^s$ sets
 $s = 2$ (set) index bits

$B = 2 = 2^b$ byte block size
 $b = 1$ (block) offset bits
 $t = m - (s + b) = 5$ tag bits

36

example access pattern (1)

2 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)	miss	00	1	000000	mem[0x00]
00000001 (01)	hit	00	1	000000	mem[0x01]
01100011 (63)		01	0		
01100001 (61)		01	0		
01100010 (62)		10	0		
00000000 (00)		10	0		
01100100 (64)		11	0		

tag index offset

$m = 8$ bit addresses
 $S = 4 = 2^s$ sets
 $s = 2$ (set) index bits

$B = 2 = 2^b$ byte block size
 $b = 1$ (block) offset bits
 $t = m - (s + b) = 5$ tag bits

36

example access pattern (1)

2 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)	miss	00	1	00000	mem[0x00]
00000001 (01)	hit				mem[0x01]
01100011 (63)	miss	01	1	01100	mem[0x62]
01100001 (61)					mem[0x63]
01100010 (62)		10	0		
00000000 (00)					
01100100 (64)		11	0		

tag index offset

$m = 8$ bit addresses
 $S = 4 = 2^s$ sets
 $s = 2$ (set) index bits

$B = 2 = 2^b$ byte block size
 $b = 1$ (block) offset bits
 $t = m - (s + b) = 5$ tag bits

36

example access pattern (1)

2 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)	miss	00	1	01100	mem[0x60]
00000001 (01)	hit				mem[0x61]
01100011 (63)	miss	01	1	01100	mem[0x62]
01100001 (61)	miss				mem[0x63]
01100010 (62)		10	0		
00000000 (00)					
01100100 (64)		11	0		

tag index offset

$m = 8$ bit addresses
 $S = 4 = 2^s$ sets
 $s = 2$ (set) index bits

$B = 2 = 2^b$ byte block size
 $b = 1$ (block) offset bits
 $t = m - (s + b) = 5$ tag bits

36

example access pattern (1)

2 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)	miss	00	1	01100	mem[0x60]
00000001 (01)	hit				mem[0x61]
01100011 (63)	miss	01	1	01100	mem[0x62]
01100001 (61)	miss				mem[0x63]
01100010 (62)	hit	10	0		
00000000 (00)					
01100100 (64)		11	0		

tag index offset

$m = 8$ bit addresses
 $S = 4 = 2^s$ sets
 $s = 2$ (set) index bits

$B = 2 = 2^b$ byte block size
 $b = 1$ (block) offset bits
 $t = m - (s + b) = 5$ tag bits

36

example access pattern (1)

2 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)	miss	00	1	00000	mem[0x00]
00000001 (01)	hit				mem[0x01]
01100011 (63)	miss	01	1	01100	mem[0x62]
01100001 (61)	miss				mem[0x63]
01100010 (62)	hit	10	0		
00000000 (00)	miss				
01100100 (64)		11	0		

tag index offset

$m = 8$ bit addresses
 $S = 4 = 2^s$ sets
 $s = 2$ (set) index bits

$B = 2 = 2^b$ byte block size
 $b = 1$ (block) offset bits
 $t = m - (s + b) = 5$ tag bits

36

example access pattern (1)

2 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)	miss	00	1	00000	mem[0x00]
00000001 (01)	hit	00	1	00000	mem[0x01]
01100011 (63)	miss	01	1	01100	mem[0x62]
01100001 (61)	miss	01	1	01100	mem[0x63]
01100010 (62)	hit	10	1	01100	mem[0x64]
00000000 (00)	miss	10	1	01100	mem[0x65]
01100100 (64)	miss	11	0		

tag index offset

$m = 8$ bit addresses
 $S = 4 = 2^s$ sets
 $s = 2$ (set) index bits

$B = 2 = 2^b$ byte block size
 $b = 1$ (block) offset bits
 $t = m - (s + b) = 5$ tag bits

36

example access pattern (1)

2 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)	miss	00	1	00000	mem[0x00]
00000001 (01)	hit	00	1	00000	mem[0x01]
01100011 (63)	miss	01	1	01100	mem[0x62]
01100001 (61)	miss	01	1	01100	mem[0x63]
01100010 (62)	hit	10	1	01100	mem[0x64]
00000000 (00)	miss	10	1	01100	mem[0x65]
01100100 (64)	miss	11	0		

tag index offset

$m = 8$ bit addresses
 $S = 4 = 2^s$ sets
 $s = 2$ (set) index bits

$B = 2 = 2^b$ byte block size
 $b = 1$ (block) offset bits
 $t = m - (s + b) = 5$ tag bits

36

example access pattern (1)

2 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)	miss	00	1	00000	mem[0x00]
00000001 (01)	hit	00	1	00000	mem[0x01]
01100011 (63)	miss	01	1	01100	mem[0x62]
01100001 (61)	miss	01	1	01100	mem[0x63]
01100010 (62)	hit	10	1	01100	mem[0x64]
00000000 (00)	miss	10	1	01100	mem[0x65]
01100100 (64)	miss	11	0		

tag index offset

$m = 8$ bit addresses
 $S = 4 = 2^s$ sets
 $s = 2$ (set) index bits

$B = 2 = 2^b$ byte block size
 $b = 1$ (block) offset bits
 $t = m - (s + b) = 5$ tag bits

miss caused by conflict

36

exercise

4 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)		00			
00000001 (01)		00			
01100011 (63)		01			
01100001 (61)		01			
01100010 (62)		10			
00000000 (00)		10			
01100100 (64)		11			

37

exercise

4 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)		00			
00000001 (01)					
01100011 (63)		01			
01100001 (61)					
01100010 (62)		10			
00000000 (00)					
01100100 (64)		11			

how is the address 61 (01100001) split up into tag/index/offset?

b block offset bits;
 $B = 2^b$ byte block size;
 s set index bits; $S = 2^s$ sets ;
 $t = m - (s + b)$ tag bits (leftover)

37

exercise

4 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)		00			
00000001 (01)					
01100011 (63)		01			
01100001 (61)					
01100010 (62)		10			
00000000 (00)					
01100100 (64)		11			

37

exercise

4 byte blocks, 4 sets

address (hex)	result	index	valid	tag	value
00000000 (00)		00			
00000001 (01)					
01100011 (63)		01			
01100001 (61)					
01100010 (62)		10			
00000000 (00)					
01100100 (64)		11			

37

exercise

4 byte blocks, 4 sets


address (hex)	result	index	valid	tag	value
00000000 (00)		00			
00000001 (01)					
01100011 (63)		01			
01100001 (61)					
01100010 (62)		10			
00000000 (00)					
01100100 (64)		11			

exercise: how many accesses are hits?


37

backup slides

cache operation (associative)



cache operation (associative)



cache operation (associative)

