## Changelog

Changes made in this version not seen in first lecture: 1 November 2017: "Cache optimizations": don't mark writeback as better miss rate; what it reduces is similar to miss rate (amount of times we go to next level), but not the same thing

option 1: write-through



option 1: write-through



option 2: write-back



option 2: write-back





## writeback policy



#### allocate on write?

processor writes less than whole cache block

block not yet in cache

two options:

write-allocate

fetch rest of cache block, replace written part

write-no-allocate

send write through to memory guess: not read soon?

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	1	011000	mem[0x60] mem[0x61]	* 1	1
1	1	011000	mem[0x62] mem[0x63]	Θ	0				0

2-way set associative, LRU, writeback

writing 0xFF into address 0x04? index 0, tag 000001

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
Θ	1	000000	mem[0x00] mem[0x01]	Θ	1	011000	mem[0x60] mem[0x61]	* 1	1
1	1	011000	mem[0x62] mem[0x63]	Θ	0				Θ

2-way set associative, LRU, writeback

writing  $\widehat{0x}FF$  into address  $0 \times 04$ ? index 0, tag 000001 step 1: find least recently used block

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	1	011000	mem[0x60] mem[0x61]	* 1	1
1	1	011000	mem[0x62] mem[0x63]	Θ	0				Θ

2-way set associative, LRU, writeback

writing  $\widehat{0x}FF$  into address  $0 \times 04$ ? index 0, tag 000001 step 1: find least recently used block

step 2: possibly writeback old block

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	1	011000	0xFF mem[0x05]	1	0
1	1	011000	mem[0x62] mem[0x63]	Θ	0				0

2-way set associative, LRU, writeback

writing 0xFF into address 0x04? index 0, tag 000001 step 1: find least recently used block step 2: possibly writeback old block step 3a: read in new block - to get mem[0x05] step 3b: update LRU information

2-way set associative, LRU, writeback

index	valid	tag	value	dirty	valid	tag	value	dirty	LRU
0	1	000000	mem[0x00] mem[0x01]	0	1	011000	mem[0x60] mem[0x61]	* 1	1
1	1	011000	mem[0x62] mem[0x63]	0	0				0

writing  $\widehat{0x}FF$  into address 0x04? step 1: is it in cache yet? step 2: no, just send it to memory

#### fast writes



### cache organization and miss rate

depends on program; one example:

SPEC CPU2000 benchmarks, 64B block size

LRU replacement policies

data cache miss rates: Cache size direct-mapped 2-way 8-wav fully assoc. 1KB 8.63% 6.97% 5.63% 5.34% 2KB 5.71% 4.23% 3.30% 3.05% 4KB 3.70% 2.60% 2.03% 1.90% 1.59% 0.86% 0.56% 16KB 0.50% 64KB 0.66% 0.37% 0.10% 0.001% 128KB 0.27% 0.001% 0.0006% 0.0006%

> Data: Cantin and Hill, "Cache Performance for SPEC CPU2000 Benchmarks" http://research.cs.wisc.edu/multifacet/misc/spec2000cache-data/

### cache organization and miss rate

depends on program; one example:

SPEC CPU2000 benchmarks, 64B block size

LRU replacement policies

data cache miss rates: Cache size direct-mapped 2-way 8-wav fully assoc. 1KB 8.63% 6.97% 5.63% 5.34% 2KB 5.71% 4.23% 3.30% 3.05% 4KB 3.70% 2.60% 2.03% 1.90% 1.59% 0.86% 0.56% 16KB 0.50% 64KB 0.66% 0.37% 0.10% 0.001% 128KB 0.27% 0.001% 0.0006% 0.0006%

> Data: Cantin and Hill, "Cache Performance for SPEC CPU2000 Benchmarks" http://research.cs.wisc.edu/multifacet/misc/spec2000cache-data/

#### reasoning about cache performance

hit time: time to lookup and find value in cache L1 cache — typically 1 cycle?

miss rate: portion of hits (value in cache)

miss penalty: extra time to get value if there's a miss time to access next level cache or memory

miss time: hit time + miss penalty

#### average memory access time

 $AMAT = hit time + miss penalty \times miss rate$ 

effective speed of memory

## making any cache look bad

- 1. access enough blocks, to fill the cache
- 2. access an additional block, replacing something
- 3. access last block replaced
- 4. access last block replaced
- 5. access last block replaced

...

but — typical real programs have locality

### cache optimizations

miss rate hit time miss penalty increase cache size better worse worse? increase associativity better worse increase block size depends worse worse add secondary cache better write-allocate better worse? writeback ??? worse? ? LRU replacement better worse?

average time = hit time + miss rate  $\times$  miss penalty

### cache optimizations by miss type

capacityconflictcompulsoryincrease cache sizefewer missesfewer misses—increase associativity—fewer misses—increase block size—more missesfewer misses(assuming other listed parameters remain constant)Fewer missesFewer misses

# exercise (1)

initial cache: 64-byte blocks, 64 sets, 8 ways/set

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte blocks, 64 sets, 8 ways/set)
- B. quadrupling the number of sets
- C. quadrupling the number of ways/set

# exercise (2)

initial cache: 64-byte blocks, 8 ways/set, 64KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte block, 8 ways/set, 64KB cache
- B. quadrupling the number of ways/set
- C. quadrupling the cache size

# exercise (3)

initial cache: 64-byte blocks, 8 ways/set, 64KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of conflict misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte block, 8 ways/set, 64KB cache
- B. quadrupling the number of ways/set
- C. quadrupling the cache size

# C and cache misses (1)

```
int array[1024]; // 4KB array
int even_sum = 0, odd_sum = 0;
for (int i = 0; i < 1024; i += 2) {
    even_sum += array[i + 0];
    odd_sum += array[i + 1];
}</pre>
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many *data cache misses* on a 2KB direct-mapped cache with 16B cache blocks?

# C and cache misses (2)

```
int array[1024]; // 4KB array
int even_sum = 0, odd_sum = 0;
for (int i = 0; i < 1024; i += 2)
    even_sum += array[i + 0];
for (int i = 1; i < 1024; i += 2)
    odd_sum += array[i + 1];</pre>
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many *data cache misses* on a 2KB direct-mapped cache with 16B cache blocks? Would a set-associtiave cache be better?

2KB direct-mapped cache with 16B blocks —

...

set 0: address 0 to 15, (0 to 15) + 2KB, (0 to 15) + 4KB, ...

set 1: address 16 to 31, (16 to 31) + 2KB, (16 to 31) + 4KB, ...

set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ...

2KB direct-mapped cache with 16B blocks —

...

set 0: address 0 to 15, (0 to 15) + 2KB, (0 to 15) + 4KB, ...

set 1: address 16 to 31, (16 to 31) + 2KB, (16 to 31) + 4KB, ...

set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ...

2KB direct-mapped cache with 16B blocks —

...

- set 0: address 0 to 15, (0 to 15) + 2KB, (0 to 15) + 4KB, ... block at 0: array[0] through array[3]
- set 1: address 16 to 31, (16 to 31) + 2KB, (16 to 31) + 4KB, ... block at 16: array[4] through array[7]

set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ... block at 2032: array[508] through array[511]

2KB direct-mapped cache with 16B blocks —

- set 0: address 0 to 15, (0 to 15) + 2KB, (0 to 15) + 4KB, ... block at 0: array[0] through array[3] block at 0+2KB: array[512] through array[515]
- set 1: address 16 to 31, (16 to 31) + 2KB, (16 to 31) + 4KB, ... block at 16: array[4] through array[7] block at 16+2KB: array[516] through array[519]

•••

set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ... block at 2032: array[508] through array[511] block at 2032+2KB: array[1020] through array[1023]

2KB 2-way set associative cache with 16B blocks: block addresses

```
set 0: address 0, 0 + 2KB, 0 + 4KB, ...
```

```
set 1: address 16, 16 + 2KB, 16 + 4KB, ...
```

...

set 63: address 1008, 2032 + 2KB, 2032 + 4KB  $\ldots$ 

2KB 2-way set associative cache with 16B blocks: block addresses

```
set 0: address 0, 0 + 2KB, 0 + 4KB, ...
block at 0: array[0] through array[3]
```

```
set 1: address 16, 16 + 2KB, 16 + 4KB, ...
address 16: array[4] through array[7]
```

...

set 63: address 1008, 2032 + 2KB, 2032 + 4KB ... address 1008: array[252] through array[255]

2KB 2-way set associative cache with 16B blocks: block addresses

```
set 0: address 0, 0 + 2KB, 0 + 4KB, ...
block at 0: array[0] through array[3]
block at 0+1KB: array[256] through array[259]
block at 0+2KB: array[512] through array[515]
...
```

```
set 1: address 16, 16 + 2KB, 16 + 4KB, ...
address 16: array[4] through array[7]
```

...

```
set 63: address 1008, 2032 + 2KB, 2032 + 4KB ...
address 1008: array[252] through array[255]
```

2KB 2-way set associative cache with 16B blocks: block addresses

```
set 0: address 0, 0 + 2KB, 0 + 4KB, ...
block at 0: array[0] through array[3]
block at 0+1KB: array[256] through array[259]
block at 0+2KB: array[512] through array[515]
```

```
set 1: address 16, 16 + 2KB, 16 + 4KB, ...
address 16: array[4] through array[7]
```

...

...

```
set 63: address 1008, 2032 + 2KB, 2032 + 4KB ...
address 1008: array[252] through array[255]
```

# C and cache misses (3)

```
typedef struct {
    int a_value, b_value;
    int boring_values[126];
} item;
item items[8]; // 4 KB array
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 8; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 8; ++i)
    b_sum += items[i].b_value;</pre>
```

Assume everything but items is kept in registers (and the compiler does not do anything funny).

How many *data cache misses* on a 2KB direct-mapped cache with 16B cache blocks?
# C and cache misses (3, rewritten?)

# C and cache misses (4)

```
typedef struct {
    int a_value, b_value;
    int boring_values[126];
} item;
item items[8]; // 4 KB array
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 8; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 8; ++i)
    b_sum += items[i].b_value;</pre>
```

Assume everything but items is kept in registers (and the compiler does not do anything funny).

How many *data cache misses* on a 4-way set associative 2KB direct-mapped cache with 16B cache blocks?

#### a note on matrix storage

- $A N \times N \text{ matrix}$
- represent as array
- makes dynamic sizes easier:

```
float A_2d_array[N][N];
float *A_flat = malloc(N * N);
```

```
A_flat[i * N + j] === A_2d_array[i][j]
```

$$B_{ij} = \sum_{k=1}^{n} A_{ik} \times A_{kj}$$

$$B_{ij} = \sum_{k=1}^{n} A_{ik} \times A_{kj}$$

$$B_{ij} = \sum_{k=1}^{n} A_{ik} \times A_{kj}$$

## performance



## alternate view 1: cycles/instruction



## alternate view 2: cycles/operation



# loop orders and locality

loop body:  $B_{ij} + = A_{ik}A_{kj}$ 

kij order:  $B_{ij}$ ,  $A_{kj}$  have spatial locality

kij order:  $A_{ik}$  has temporal locality

... better than ...

ijk order:  $A_{ik}$  has spatial locality

ijk order:  $B_{ij}$  has temporal locality

# loop orders and locality

loop body:  $B_{ij} + = A_{ik}A_{kj}$ 

kij order:  $B_{ij}$ ,  $A_{kj}$  have spatial locality

kij order:  $A_{ik}$  has temporal locality

... better than ...

ijk order:  $A_{ik}$  has spatial locality

ijk order:  $B_{ij}$  has temporal locality

$$B_{ij} = \sum_{k=1}^{n} A_{ik} \times A_{kj}$$

$$B_{ij} = \sum_{k=1}^{n} A_{ik} \times A_{kj}$$

$$B_{ij} = \sum_{k=1}^{n} A_{ik} \times A_{kj}$$

#### L1 misses



# L1 miss detail (1)



# L1 miss detail (2)



#### addresses

A[k\*114+j]is at 10 0000 0000 0100A[k\*114+j+1]is at 10 0000 0000 1000A[(k+1)\*114+j]is at 10 0011 1001 0100A[(k+2)\*114+j]is at 10 0101 0101 1100...

A[(k+9)\*114+j] is at 11 0000 0000 1100

#### addresses

A[k\*114+j] is at 10 0000 0000 0100 A[k\*114+j+1] is at 10 0000 0000 1000 A[(k+1)\*114+j] is at 10 0011 1001 0100 A[(k+2)\*114+j] is at 10 0101 0101 1100 ... A[(k+9)\*114+j] is at 11 0000 0000 1100

recall: 6 index bits, 6 block offset bits (L1)

#### conflict misses

powers of two — lower order bits unchanged

A[k\*93+j] and A[(k+11)\*93+j]: 1023 elements apart (4092 bytes; 63.9 cache blocks)

64 sets in L1 cache: usually maps to same set

A[k\*93+(j+1)] will not be cached (next *i* loop)

even if in same block as A[k\*93+j]

# locality exercise (1)

exercise: which has better temporal locality in A? in B? in C? how about spatial locality?

#### systematic approach

 ${\cal N}^3$  multiplies,  ${\cal N}^3$  adds

values from  $A_{ik}$  loaded  $N^2$  times

values from  $A_{kj}$  loaded  $N^3$  times

```
values from B_{ij} loaded N^3 times
```

net: about one load into cache per operatoin

### keeping values in cache

can't explicitly ensure values are kept in cache

...but reusing values *effectively* does this cache will try to keep recently used values

cache optimization ideas: choose what's in the cache for thinking about it: load values explicitly for implementing it: access only values we want loaded

#### a transformation

split the loop over k — should be exactly the same (assuming even N)

#### a transformation

split the loop over k — should be exactly the same (assuming even N)

# simple blocking

now reorder split loop — same calculations

# simple blocking

now reorder split loop — same calculations

now handle  $B_{ij}$  for k+1 right after  $B_{ij}$  for k

(previously:  $B_{i,j+1}$  for k right after  $B_{ij}$  for k)

# simple blocking

now reorder split loop — same calculations

now handle  $B_{ij}$  for k+1 right after  $B_{ij}$  for k

(previously:  $B_{i,j+1}$  for k right after  $B_{ij}$  for k)

```
for (int kk = 0; kk < N; kk += 2) {
  for (int i = 0; i < N; i += 2) {
    for (int j = 0; j < N; ++j) {
        /* process a "block" of 2 k values: */
        B[i*N+j] += A[i*N+kk+0] * A[(kk+0)*N+j];
        B[i*N+j] += A[i*N+kk+1] * A[(kk+1)*N+j];
      }
  }
}</pre>
```



Temporal locality in  $B_{ij}s$ 

```
for (int kk = 0; kk < N; kk += 2) {
  for (int i = 0; i < N; i += 2) {
    for (int j = 0; j < N; ++j) {
        /* process a "block" of 2 k values: */
        B[i*N+j] += A[i*N+kk+0] * A[(kk+0)*N+j];
        B[i*N+j] += A[i*N+kk+1] * A[(kk+1)*N+j];
        }
    }
}</pre>
```

More spatial locality in  $A_{ik}$ 

```
for (int kk = 0; kk < N; kk += 2) {
  for (int i = 0; i < N; i += 2) {
    for (int j = 0; j < N; ++j) {
        /* process a "block" of 2 k values: */
        B[i*N+j] += A[i*N+kk+0] * A[(kk+0)*N+j];
        B[i*N+j] += A[i*N+kk+1] * A[(kk+1)*N+j];
      }
}</pre>
```

Still have good spatial locality in  $A_{kj}$ ,  $B_{ij}$ 

#### improvement in read misses



# simple blocking (2)

same thing for i in addition to k?

```
for (int kk = 0; kk < N; kk += 2) {
  for (int ii = 0; ii < N; ii += 2) {
    for (int j = 0; j < N; ++j) {
        /* process a "block": */
        for (int k = kk; k < kk + 2; ++k)
        for (int i = 0; i < ii + 2; ++i)
            B[i*N+j] += A[i*N+k] * A[k*N+j];
    }
}</pre>
```

```
for (int k = 0; k < N; k += 2) {

for (int i = 0; i < N; i += 2) {

    /* load a block around Aik */

    for (int j = 0; j < N; ++j) {

        /* process a "block": */

        B_{i+0,j} += A_{i+0,k+0} * A_{k+0,j}

        B_{i+0,j} += A_{i+0,k+1} * A_{k+1,j}

        B_{i+1,j} += A_{i+1,k+0} * A_{k+0,j}

        B_{i+1,j} += A_{i+1,k+1} * A_{k+1,j}
```

for (int k = 0; k < N; k += 2) {
 for (int i = 0; i < N; i += 2) {
 /\* load a block around Aik \*/
 for (int j = 0; j < N; ++j) {
 /\* process a "block": \*/
 
$$B_{i+0,j}$$
 +=  $A_{i+0,k+0}$  \*  $A_{k+0,j}$ 
 $B_{i+0,j}$  +=  $A_{i+0,k+1}$  \*  $A_{k+1,j}$ 
 $B_{i+1,j}$  +=  $A_{i+1,k+0}$  \*  $A_{k+0,j}$ 
 $B_{i+1,j}$  +=  $A_{i+1,k+1}$  \*  $A_{k+1,j}$ 
 }
 }
}

Now  $A_{kj}$  reused in inner loop — more calculations per load!
```
for (int kk = 0; kk < N; kk += K) {
  for (int ii = 0; ii < N; ii += I) {</pre>
    with I by K block of A hopefully cached:
    for (int jj = 0; jj < N; jj += J) {</pre>
      with K by J block of A, I by J block of B cached:
       for i in ii to ii+I:
         for j in jj to jj+J:
           for k in kk to kk+K:
             B[i * N + j] += A[i * N + k]
                             * A[k * N + i]:
B_{ij} used K times for one miss — N^2/K misses
A_{ik} used J times for one miss — N^2/J misses
A_{ki} used I times for one miss — N^2/I misses
catch: IK + KJ + IJ elements must fit in cache
```

for (int kk = 0; kk < N; kk += K) { for (int ii = 0; ii < N; ii += I) {</pre> with I by K block of A hopefully cached: for (int jj = 0; jj < N; jj += J) {</pre> with K by J block of A, I by J block of B cached: for i in ii to ii+I: for j in jj to jj+J: for k in kk to kk+K: B[i \* N + j] += A[i \* N + k]\* A[k \* N + i]:  $B_{ii}$  used K times for one miss —  $N^2/K$  misses  $A_{ik}$  used J times for one miss —  $N^2/J$  misses  $A_{ki}$  used I times for one miss —  $N^2/I$  misses catch: IK + KJ + IJ elements must fit in cache

```
for (int kk = 0; kk < N; kk += K) {
  for (int ii = 0; ii < N; ii += I) {</pre>
    with I by K block of A hopefully cached:
    for (int jj = 0; jj < N; jj += J) {</pre>
      with K by J block of A, I by J block of B cached:
       for i in ii to ii+I:
         for j in jj to jj+J:
           for k in kk to kk+K:
             B[i * N + j] += A[i * N + k]
                             * A[k * N + i]:
B_{ij} used K times for one miss — N^2/K misses
A_{ik} used J times for one miss — N^2/J misses
A_{ki} used I times for one miss — N^2/I misses
catch: IK + KJ + IJ elements must fit in cache
```

```
for (int kk = 0; kk < N; kk += K) {
  for (int ii = 0; ii < N; ii += I) {</pre>
    with I by K block of A hopefully cached:
    for (int jj = 0; jj < N; jj += J) {</pre>
      with K by J block of A, I by J block of B cached:
       for i in ii to ii+I:
         for j in jj to jj+J:
           for k in kk to kk+K:
             B[i * N + j] += A[i * N + k]
                             * A[k * N + i]:
B_{ij} used K times for one miss — N^2/K misses
A_{ik} used J times for one miss — N^2/J misses
A_{ki} used I times for one miss — N^2/I misses
catch: IK + KJ + IJ elements must fit in cache
```

### view 2: divide and conquer

```
partial_square(float *A, float *B,
                int startI, int endI, ...) {
  for (int i = startI; i < endI; ++i) {</pre>
    for (int j = startJ; j < endJ; ++j) {</pre>
      . . .
square(float *A, float *B, int N) {
  for (int ii = 0; ii < N; ii += BLOCK)</pre>
    . . .
      /* segment of A, B in use fits in cache! */
      partial_square(
             Α, Β,
             ii, ii + BLOCK,
             ii, ii + BLOCK, ...);
```











### inefficiencies

if a row doesn't fit in cache cache effectively holds one element

everything else — too much other stuff between accesses

if a row does fit in cache cache effectively holds one row + one element everything else — too much other stuff between accesses

```
array usage (better)
```



more temporal locality:

N calculations for each  $A_{ik}$ 2 calculations for each  $B_{ij}$  (for k, k + 1) 2 calculations for each  $A_{kj}$  (for k, k + 1)

```
array usage (better)
```



more spatial locality: calculate on each  $A_{i,k}$  and  $A_{i,k+1}$  together both in same cache block — same amount of cache loads



inner loop keeps "blocks" from A, B in cache



 $B_{ij}$  calculation uses strips from AK calculations for one load (cache miss)



 $A_{ik}$  calculation uses strips from A, BJ calculations for one load (cache miss)



(approx.) KIJ fully cached calculations for KI + IJ + KJ loads (assuming everything stays in cache)

## cache blocking efficiency

- load  $I \times K$  elements of  $A_{ik}$ : do > J multiplies with each
- load  $K \times J$  elements of  $A_{kj}$ : do I multiplies with each
- $\begin{array}{l} \text{load} \ I \times J \text{ elements of } B_{ij} \text{:} \\ \text{do} \ K \text{ adds with each} \end{array}$

bigger blocks — more work per load!

catch: IK + KJ + IJ elements must fit in cache

### cache blocking rule of thumb

fill the most of the cache with useful data

and do as much work as possible from that

example: my desktop 32KB L1 cache

I = J = K = 48 uses  $48^2 \times 3$  elements, or 27KB.

assumption: conflict misses aren't important

### L2 misses



### reasoning about loop orders

changing loop order changed locality

how do we tell which loop order will be best? besides running each one?

# systematic approach (1)

goal: get most out of each cache miss

if N is larger than the cache:

miss for  $B_{ij} - 1$  comptuation

miss for  $A_{ik} - N$  computations

miss for  $A_{kj} - 1$  computation

effectively caching just 1 element

### 'flat' 2D arrays and cache blocks



index	valid	tag	value	valid	tag	value
0	0			0		
1	0			0		

2-way set associative, 2 byte blocks, 2 sets

multiple places to put values with same index avoid conflict misses

index	valid	tag	value	valid	tag	value
Θ	0		set 0	0		
1	Θ		set 1	0		

index	valid	tag	value	valid	tag	value
0	0			0		
1	0	— wa	y 0 ———	0	- way	y 1 ———

index	valid	tag	value	valid	tag	value
0	0			0		
1	0			0		

2-way set associative, 2 byte blocks, 2 sets

m = 8 bit addresses  $S = 2 = 2^s$  sets s = 1 (set) index bits

 $B = 2 = 2^{b}$  byte block size b = 1 (block) offset bits t = m - (s + b) = 6 tag bits

index	valid	tag	value	valid	tag	value
0	1	000000	<pre>mem[0x00] mem[0x01]</pre>	0		
1	Θ			0		

address (hex)	result
00000000 (00)	miss
00000001(01)	
01100011 (63)	
01100001 (61)	
0110001 <mark>0</mark> (62)	
00000000 (00)	
0110010 <mark>0</mark> (64)	
tag indexoffset	_

index	valid	tag	value	valid	tag	value
0	1	000000	<pre>mem[0x00] mem[0x01]</pre>	0		
1	Θ			Θ		

address	(hex)	result
000000	00(00)	miss
000000	01 (01)	hit
011000	11 (63)	
011000	01 (61)	
011000	10 (62)	
000000	00 (00)	
011001	00 (64)	
tag ind	exoffset	

index	valid	tag	value	valid	tag	value	
0	1	000000	mem[0x00]	0			
			mem[0x01]	0			
1	1	1	011000	mem[0x62]	0		
		011000	mem[0x63]	0			

address (hex)	result
0000000 <mark>0</mark> (00)	miss
00000001(01)	hit
01100011 (63)	miss
01100001 (61)	
01100010 (62)	
00000000 (00)	
011001 <mark>0</mark> 0 (64)	
tag indexoffset	-

index	valid	tag	value	valid	tag	value
0	1	000000	mem[0x00]	1	011000	mem[0x60]
			mem[0x01]			mem[0x61]
1	1 011000	mem[0x62]	0			
		011000	mem[0x63]	0		

address	(hex)	result
0000000	00(00)	miss
000000	01 (01)	hit
011000	11 (63)	miss
011000	01 (61)	miss
011000	10 (62)	
000000	00(00)	
011001	00 (64)	]
tag ind	exoffset	_

index	valid	tag	value	valid	tag	value
0	1	000000	mem[0x00]	1	011000	mem[0x60]
			mem[0x01]			mem[0x61]
1	1	011000	mem[0x62]	Θ		
Ŧ			mem[0x63]			

address	(hex)	result
0000000	00(00)	miss
000000	01 (01)	hit
011000	11 (63)	miss
011000	01(61)	miss
011000	10 (62)	hit
0000000	00(00)	
011001	00 (64)	]
tag ind	exoffset	_

index	valid	tag	value	valid	tag	value
0	1	000000	mem[0x00]	1	011000	mem[0x60]
			mem[0x01]			mem[0x61]
1	1	011000	mem[0x62]	Θ		
Ŧ			mem[0x63]			

address	(hex)	result
000000	00(00)	miss
000000	01(01)	hit
011000	11 (63)	miss
011000	01 (61)	miss
011000	10 (62)	hit
000000	00(00)	hit
011001	00 (64)	
tag ind	exoffset	-

index	valid	tag	value	valid	tag	value
0	1	000000	mem[0x00]	1	011000	mem[0x60]
			mem[0x01]			<pre>mem[0x61]</pre>
1	1	011000	<pre>mem[0x62]</pre>	0		
<b>T</b>	T	011000	mem[0x63]	0		



index	valid	tag	value	valid	tag	value
0	1	000000	mem[0x00]	1	011000	mem[0x60]
			mem[0x01]			mem[0x61]
1	1	011000	mem[0x62]	Θ		
Ŧ			mem[0x63]			

address	(hex)	result
000000	00(00)	miss
000000	01(01)	hit
011000	11 (63)	miss
011000	01 (61)	miss
011000	10 (62)	hit
0000000	00(00)	hit
011001	00 (64)	miss
tag ind	exoffset	
## cache operation (associative)



## cache operation (associative)



## cache operation (associative)



## associative lookup possibilities

none of the blocks for the index are valid

none of the valid blocks for the index match the tag something else is stored there

one of the blocks for the index is valid and matches the tag