

Changelog

Changes made in this version not seen in first lecture:

- 28 November 2017: 2-level splitting: added slide
- 28 November 2017: 2-level exercise (3): change virtual address

0

Virtual Memory

1

exam

final exam 7 December 2017 at 7PM

Gilmer 130

2

rotate HW and cache blocking

many of you seemed to think you were doing just loop unrolling...
but generally changed the order of memory accesses in the process
basically **cache blocking**

```
// original
for (int i = ...)
  for (int j = ...)
    f(i, j); // use A[i*N+j] and B[j*N+i]
```

<pre><i>// unroll + cache blocking</i> for (int i = ...; i += 2) for (int j = ...) { f(i + 0, j); f(i + 1, j); }</pre>	<pre><i>// unroll loop in i only</i> <i>// (probably not very helpful)</i> for (int i = ...; i += 2) { for (int j = ...) f(i, j); for (int j = ...) f(i + 1, j); }</pre>
--	--

3

splitting addresses for levels

x86-32

32-bit physical address; 32-bit virtual address

2^{12} byte page size

2-levels of page tables; each page table is one page

4 byte page table entries

how is address 0x12345678 split up?

4

splitting addresses for levels

x86-32

32-bit physical address; 32-bit virtual address

2^{12} byte page size
12-bit page offset

2-levels of page tables; each page table is one page

4 byte page table entries

how is address 0x12345678 split up?

4

splitting addresses for levels

x86-32

32-bit physical address; 32-bit virtual address

2^{12} byte page size
12-bit page offset

2-levels of page tables; each page table is one page

4 byte page table entries
 $2^{12}/4 = 2^{10}$ PTEs/page table; 10-bit VPN parts

how is address 0x12345678 split up?

4

splitting addresses for levels

x86-32

32-bit physical address; 32-bit virtual address

2^{12} byte page size
12-bit page offset

2-levels of page tables; each page table is one page

4 byte page table entries
 $2^{12}/4 = 2^{10}$ PTEs/page table; 10-bit VPN parts

how is address 0x12345678 split up?
10-bit VPN part 1: 0001 0010 00 (0x48);
10-bit VPN part 2: 11 0100 0101 (0x345);
12-bit page offset: 0x678

4

1-level example

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;
 page table base register 0x20; translate virtual address 0x30

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	CB 0B CB 0B
0x18-B	1C 2C 3C 4C	0x38-B	DC 0C DC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	EC 0C EC 0C

5

1-level example

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;
 page table base register 0x20; translate virtual address 0x30

physical addresses	bytes	physical addresses	bytes	0x30 = 11 0000
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3	PTE addr:
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7	0x20 + 6 × 1 = 0x26
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC	PTE value:
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0	0xD6 = 1101 0110
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A	PPN 110, valid 1
0x14-7	1B 2B 3B 4B	0x34-7	CB 0B CB 0B	M[110 000] = M[0x30]
0x18-B	1C 2C 3C 4C	0x38-B	DC 0C DC 0C	
0x1C-F	1C 2C 3C 4C	0x3C-F	EC 0C EC 0C	

5

1-level example

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;
 page table base register 0x20; translate virtual address 0x30

physical addresses	bytes	physical addresses	bytes	0x30 = 11 0000
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3	PTE addr:
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7	0x20 + 6 × 1 = 0x26
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC	PTE value:
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0	0xD6 = 1101 0110
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A	PPN 110, valid 1
0x14-7	1B 2B 3B 4B	0x34-7	CB 0B CB 0B	M[110 000] = M[0x30]
0x18-B	1C 2C 3C 4C	0x38-B	DC 0C DC 0C	
0x1C-F	1C 2C 3C 4C	0x3C-F	EC 0C EC 0C	

5

1-level example

6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other bits;
 page table base register 0x20; translate virtual address 0x30

physical addresses	bytes	physical addresses	bytes	0x30 = 11 0000
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3	PTE addr:
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7	0x20 + 6 × 1 = 0x26
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC	PTE value:
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0	0xD6 = 1101 0110
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A	PPN 110, valid 1
0x14-7	1B 2B 3B 4B	0x34-7	CB 0B CB 0B	M[110 000] = M[0x30]
0x18-B	1C 2C 3C 4C	0x38-B	DC 0C DC 0C	
0x1C-F	1C 2C 3C 4C	0x3C-F	EC 0C EC 0C	

5

2-level example

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused
 page table base register 0x20; translate virtual address 0x131

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C

6

2-level example

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused
 page table base register 0x20; translate virtual address 0x131

physical addresses	bytes	physical addresses	bytes	
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3	0x131 = 1 0011 0001
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7	0x20 + 4 × 1 = 0x24
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC	PTE 1 value:
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0	0xD4 = 1101 0100
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A	PPN 110, valid 1
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B	
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C	
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C	

6

2-level example

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused
 page table base register 0x20; translate virtual address 0x131

physical addresses	bytes	physical addresses	bytes	
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3	0x131 = 1 0011 0001
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7	0x20 + 4 × 1 = 0x24
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC	PTE 1 value:
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0	0xD4 = 1101 0100
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A	PPN 110, valid 1
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B	PTE 2 addr:
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C	110 000 + 110 = 0x36
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C	PTE 2 value: 0xDB

6

2-level example

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused
 page table base register 0x20; translate virtual address 0x131

physical addresses	bytes	physical addresses	bytes	
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3	0x131 = 1 0011 0001
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7	0x20 + 4 × 1 = 0x24
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC	PTE 1 value:
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0	0xD4 = 1101 0100
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A	PPN 110, valid 1
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B	PTE 2 addr:
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C	110 000 + 110 = 0x36
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C	PTE 2 value: 0xDB

6

2-level example

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused
 page table base register 0x20; translate virtual address 0x131

physical addresses	bytes	physical addresses	bytes	0x131 = 1 0011 0001 0x20 + 4 × 1 = 0x24 PTE 1 value: 0xD4 = 1101 0100 PPN 110, valid 1 PTE 2 addr: 110 000 + 110 = 0x36 PTE 2 value: 0xDB PPN 110; valid 1 M[110 001 (0x31)] = 0x0A
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3	
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7	
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC	
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0	
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A	
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B	
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C	
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C	

6

2-level example

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused
 page table base register 0x20; translate virtual address 0x131

physical addresses	bytes	physical addresses	bytes	0x131 = 1 0011 0001 0x20 + 4 × 1 = 0x24 PTE 1 value: 0xD4 = 1101 0100 PPN 110, valid 1 PTE 2 addr: 110 000 + 110 = 0x36 PTE 2 value: 0xDB PPN 110; valid 1 M[110 001 (0x31)] = 0x0A
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3	
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7	
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC	
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0	
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A	
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B	
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C	
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C	

6

2-level splitting

9-bit virtual address

6-bit physical address

8-byte pages → 3-bit page offset (bottom bits)

9-bit VA: 6 bit VPN + 3 bit PO

6-bit PA: 6 bit PPN + 3 bit PO

8 entry page tables → 3-bit VPN parts

9-bit VA: 3 bit VPN part 1; 3 bit VPN part 2

7

pages and page table base pointer

page table base pointer — only for first-level lookup
 zeroth page table entry

1st-level page table entry contains physical page number

multiply page number by page size to get byte address of page
 (then same process as using page table base pointer)

8

2-level exercise (1)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused;
 page table base register 0x08; translate virtual address 0x0FB

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C

9

2-level exercise (1)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused;
 page table base register 0x08; translate virtual address 0x0FB

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C

0x0F3 = 011 111 011
 PTE 1: 0xBB at 0x0B
 PTE 1: PPN 101 (5) valid 1
 PTE 2: 0xF0 at 0x2F
 PTE 2: PPN 111 (7) valid 1
 111 011 = 0x3B → 0x0C

9

2-level exercise (1)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused;
 page table base register 0x08; translate virtual address 0x0FB

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C

0x0F3 = 011 111 011
 PTE 1: 0xBB at 0x0B
 PTE 1: PPN 101 (5) valid 1
 PTE 2: 0xF0 at 0x2F
 PTE 2: PPN 111 (7) valid 1
 111 011 = 0x3B → 0x0C

9

2-level exercise (1)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused;
 page table base register 0x08; translate virtual address 0x0FB

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C

0x0F3 = 011 111 011
 PTE 1: 0xBB at 0x0B
 PTE 1: PPN 101 (5) valid 1
 PTE 2: 0xF0 at 0x2F
 PTE 2: PPN 111 (7) valid 1
 111 011 = 0x3B → 0x0C

9

2-level exercise (1)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused;
 page table base register 0x08; translate virtual address 0x0FB

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C

0x0F3 = 011 111 **011**
 PTE 1: 0xBB at 0x0B
 PTE 1: PPN 101 (5) valid 1
 PTE 2: 0xF0 at 0x2F
 PTE 2: PPN 111 (7) valid 1
 111 **011** = 0x3B → 0x0C

9

2-level exercise (2)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused
 page table base register 0x08; translate virtual address 0x00B

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C

10

2-level exercise (2)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused
 page table base register 0x08; translate virtual address 0x00B

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C

0x0F3 = 000 001 011
 PTE 1: 0x88 at 0x08
 PTE 1: PPN 100 (5) valid 0
 page fault!

10

2-level exercise (2)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused
 page table base register 0x08; translate virtual address 0x00B

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C

0x0F3 = 000 001 011
 PTE 1: **0x88** at 0x08
 PTE 1: PPN 100 (5) valid 0
 page fault!

10

2-level exercise (3)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused
 page table base register 0x08; translate virtual address 0x1CB

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C

11

2-level exercise (3)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused
 page table base register 0x08; translate virtual address 0x1CB

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C

0x1CB = 111 001 011
 PTE 1: 0xFF at 0x0F
 PTE 1: PPN 111 (7) valid 1
 PTE 2: 0x0C at 0x39
 PTE 2: PPN 000 (0) valid 0
 page fault!

11

2-level exercise (3)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused
 page table base register 0x08; translate virtual address 0x1CB

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C

0x1CB = 111 001 011
 PTE 1: 0xFF at 0x0F
 PTE 1: PPN 111 (7) valid 1
 PTE 2: 0x0C at 0x39
 PTE 2: PPN 000 (0) valid 0
 page fault!

11

2-level exercise (3)

9-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
 page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 unused
 page table base register 0x08; translate virtual address 0x1CB

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 D1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 D5 D6 D7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	1C 2C 3C 4C	0x3C-F	FC 0C FC 0C

0x1CB = 111 001 011
 PTE 1: 0xFF at 0x0F
 PTE 1: PPN 111 (7) valid 1
 PTE 2: 0x0C at 0x39
 PTE 2: PPN 000 (0) valid 0
 page fault!

11

2-level exercise (4)

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

page table base register 0x10; translate virtual address 0x376

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 E1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 E5 D6 E7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	AC BC DC EC	0x3C-F	FC 0C FC 0C

12

2-level exercise (4)

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

page table base register 0x10; translate virtual address 0x376

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 E1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 E5 D6 E7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	AC BC DC EC	0x3C-F	FC 0C FC 0C

0x376 = 110 111 0110
PTE 1: 0x10 + 6 × 2 = 0x1C:
AC BC
PTE 1: PPN 10 valid 1
PTE 2: 0x20 + 7 × 2 = 0x2E:
EF F0
PTE 2: PPN 11 valid 1
11 0110 = 0x36 → DB

12

2-level exercise (4)

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

page table base register 0x10; translate virtual address 0x376

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 E1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 E5 D6 E7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	AC BC DC EC	0x3C-F	FC 0C FC 0C

0x376 = 110 111 0110
PTE 1: 0x10 + 6 × 2 = 0x1C:
AC BC
PTE 1: PPN 10 valid 1
PTE 2: 0x20 + 7 × 2 = 0x2E:
EF F0
PTE 2: PPN 11 valid 1
11 0110 = 0x36 → DB

12

2-level exercise (4)

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

page table base register 0x10; translate virtual address 0x376

physical addresses	bytes	physical addresses	bytes
0x00-3	00 11 22 33	0x20-3	D0 E1 D2 D3
0x04-7	44 55 66 77	0x24-7	D4 E5 D6 E7
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C
0x1C-F	AC BC DC EC	0x3C-F	FC 0C FC 0C

0x376 = 110 111 0110
PTE 1: 0x10 + 6 × 2 = 0x1C:
AC BC
PTE 1: PPN 10 valid 1
PTE 2: 0x20 + 7 × 2 = 0x2E:
EF F0
PTE 2: PPN 11 valid 1
11 0110 = 0x36 → DB

12

2-level exercise (4)

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

page table base register 0x10; translate virtual address 0x376

physical addresses	bytes	physical addresses	bytes	
0x00-3	00 11 22 33	0x20-3	D0 E1 D2 D3	0x376 = 110 111 0110
0x04-7	44 55 66 77	0x24-7	D4 E5 D6 E7	PTE 1: 0x10 + 6 × 2 = 0x1C:
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC	AC BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0	PTE 1: PPN 10 valid 1
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A	PTE 2: 0x20 + 7 × 2 = 0x2E:
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B	EF F0
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C	PTE 2: PPN 11 valid 1
0x1C-F	AC BC DC EC	0x3C-F	FC 0C FC 0C	11 0110 = 0x36 → DB

12

2-level exercise (4)

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

page table base register 0x10; translate virtual address 0x376

physical addresses	bytes	physical addresses	bytes	
0x00-3	00 11 22 33	0x20-3	D0 E1 D2 D3	0x376 = 110 111 0110
0x04-7	44 55 66 77	0x24-7	D4 E5 D6 E7	PTE 1: 0x10 + 6 × 2 = 0x1C:
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC	AC BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0	PTE 1: PPN 10 valid 1
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A	PTE 2: 0x20 + 7 × 2 = 0x2E:
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B	EF F0
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C	PTE 2: PPN 11 valid 1
0x1C-F	AC BC DC EC	0x3C-F	FC 0C FC 0C	11 0110 = 0x36 → DB

12

2-level exercise (4)

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

page table base register 0x10; translate virtual address 0x376

physical addresses	bytes	physical addresses	bytes	
0x00-3	00 11 22 33	0x20-3	D0 E1 D2 D3	0x376 = 110 111 0110
0x04-7	44 55 66 77	0x24-7	D4 E5 D6 E7	PTE 1: 0x10 + 6 × 2 = 0x1C:
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC	AC BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0	PTE 1: PPN 10 valid 1
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A	PTE 2: 0x20 + 7 × 2 = 0x2E:
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B	EF F0
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C	PTE 2: PPN 11 valid 1
0x1C-F	AC BC DC EC	0x3C-F	FC 0C FC 0C	11 0110 = 0x36 → DB

12

2-level exercise (4)

10-bit virtual addresses, 6-bit physical; 16 byte pages, 2 byte PTE

page tables 1 page; PTE: 2 bit PPN (MSB of first byte), 1 valid bit, rest unused

page table base register 0x10; translate virtual address 0x376

physical addresses	bytes	physical addresses	bytes	
0x00-3	00 11 22 33	0x20-3	D0 E1 D2 D3	0x376 = 110 111 0110
0x04-7	44 55 66 77	0x24-7	D4 E5 D6 E7	PTE 1: 0x10 + 6 × 2 = 0x1C:
0x08-B	88 99 AA BB	0x28-B	89 9A AB BC	AC BC
0x0C-F	CC DD EE FF	0x2C-F	CD DE EF F0	PTE 1: PPN 10 valid 1
0x10-3	1A 2A 3A 4A	0x30-3	BA 0A BA 0A	PTE 2: 0x20 + 7 × 2 = 0x2E:
0x14-7	1B 2B 3B 4B	0x34-7	DB 0B DB 0B	EF F0
0x18-B	1C 2C 3C 4C	0x38-B	EC 0C EC 0C	PTE 2: PPN 11 valid 1
0x1C-F	AC BC DC EC	0x3C-F	FC 0C FC 0C	11 0110 = 0x36 → DB

12

memory HW

very similar exercises

13

memory HW

random memory image

page tables with 1-byte page entries

answer: 2-byte values read (or replaced) or “fault”

3 attempts per set of problems

submitting only right and blank answers — doesn't count as attempt

keep getting new sets of problems until you get it right

14

current x86-64 page tables




Figure 4-8. Linear-Address Translation to a 4-KByte Page using 4-Level Paging

15

current x86-64 page tables

4-level page table

512 PTEs of 8 bytes each for each page table

choice: exactly one page per page table

allows OS to allocate new page table space in one page units

(just like program memory)

16

page table space exercise (1)

4-level page table

512 PTEs of 8 bytes each for each page table

suppose a process has exactly one page allocated

how much space for page tables?

17

page table space exercise (1)

4-level page table

512 PTEs of 8 bytes each for each page table

suppose a process has exactly one page allocated


how much space for page tables?

1 page at each level (4KB each)

exactly one valid entry in each of them

17

page table space exercise (1)



4 page tables at 1 page/page table
plus 1 page of data
5 pages total

18

page table space exercise (2)

4-level page table

512 PTEs of 8 bytes each for each page table

suppose a process has exactly two pages allocated:
one at address 0x0, one at address 0x20000000000

how much space for page tables?

19

page table space exercise (2)

4-level page table

512 PTEs of 8 bytes each for each page table

suppose a process has exactly two pages allocated:
one at address 0x0, one at address 0x200000000000

how much space for page tables?

1 shared first-level PT, with two valid entries


two second-level PTs, each with one valid entry

two third-level PTs, each with one valid entry

two fourth-level PTs, each with one valid entry

19

page table space exercise (2)



20

page table space exercise (3)

4-level page table; each PT: 512 PTEs of 8 bytes

suppose a process has 100 pages of stack, 100 pages of
code+constants (contiguous)
stack and code+constants far apart

how much space for page tables?

21

page table space exercise (3)

4-level page table; each PT: 512 PTEs of 8 bytes

suppose a process has 100 pages of stack, 100 pages of
code+constants (contiguous)
stack and code+constants far apart

how much space for page tables? — *minimum*:

1 shared first-level PT, with two valid entries


two second-level PT, each with one valid entry

two third-level PT, each with one valid entry

two fourth-level PT, each with 100 valid entries

21

page table space exercise (3)



22

page table space exercise (3)

4-level page table; each PT: 512 PTEs of 8 bytes

suppose a process has 100 pages of stack, 100 pages of code+constants (contiguous)

how much space for page tables?

23

page table space exercise (3)

4-level page table; each PT: 512 PTEs of 8 bytes

suppose a process has 100 pages of stack, 100 pages of code+constants (contiguous)

how much space for page tables? — *maximum*:

1 shared first-level PT, with four valid entries


four second-level PT, each with one valid entry
two for stack, two for code+constants

four third-level PT, each with one valid entry

four fourth-level PT, each with 50 valid entries

23

page table space exercise (3)



24

page table space exercise (4)

4-level page table; each PT: 512 PTEs of 8 bytes

suppose a process has 200 pages, randomly distributed in PT

about how much space for page tables?

25

page table space exercise (4)

4-level page table; each PT: 512 PTEs of 8 bytes

suppose a process has 200 pages, randomly distributed in PT

about how much space for page tables?

about 165 ($\pm \sim 8$) entries in first-level PT
(some pages randomly share first-level PT entries)

about 165 second-level PTs, 200 third-level, 200 fourth-level

a bit less than 600 page tables — almost 2400 KB

25

cache accesses and multi-level PTs

four-level page tables — four cache accesses per memory access


L1 cache hits — typically a couple cycles each?

so add 8 cycles to each memory access?

not acceptable

26

program memory active sets



0xFFFF FFFF FFFF FFFF

0xFFFF 8000 0000 0000

0x7F...

small areas of memory active at a time
one or two pages in each area?

0x0000 0000 0040 0000

27

page table entries and locality

page table entries have **excellent temporal locality**

typically one or two pages of the stack active

typically one or two pages of code active

typically one or two pages of heap/globals active

each page contains **whole functions**, arrays, stack frames, etc.

28

page table entries and locality

page table entries have **excellent temporal locality**

typically one or two pages of the stack active

typically one or two pages of code active

typically one or two pages of heap/globals active

each page contains **whole functions**, arrays, stack frames, etc.

needed page table entries are **very small**

28

page table entry cache

called a **TLB** (translation lookaside buffer)

very small cache of page table entries

L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	one page table entry per block
usually thousands of blocks	usually tens of entries

29

page table entry cache

called a **TLB** (translation lookaside buffer)

very small cache of page table entries

L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	one page table entry per block
usually thousands of blocks	usually tens of entries

only caches the page table lookup itself
(generally) just entries from the last-level page table

29

page table entry cache

called a **TLB** (translation lookaside buffer)

very small cache of page table entries

L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	one page table entry per block
usually thousands of blocks	usually tens of entries

not much spatial locality between page table entries
(they're used for kilobytes of data already)

29

page table entry cache

called a **TLB** (translation lookaside buffer)

very small cache of page table entries


L1 cache	TLB
physical addresses	virtual page numbers
bytes from memory	page table entries
tens of bytes per block	one page table entry per block
usually thousands of blocks	usually tens of entries

few active page table entries at a time
enables highly associative cache designs

29

two-level page tables

two-level page table for 65536 pages (16-bit VPN)




30

31

two-level page tables

two-level page table for 65536 pages (16-bit VPN)



31

two-level page tables

two-level page table for 65536 pages (16-bit VPN)

first-level page table

VPN range	valid	kernel	write	physical page # (of next page table)
0x0000-0x00FF	1	0	1	0x22343
0x0100-0x01FF	0	0	1	0x00000
0x0200-0x02FF	0	0	0	0x00000
0x0300-0x03FF	1	1	0	0x33454
0x0400-0x04FF	1	1	0	0xFF043
...	...	...	...	...
0xFF00-0xFFFF	1	1	0	0xFF045

first-level page table for VPN 0x303

...

PTE for VPN 0x3FF

31

two-level page tables

two-level page table for 65536 pages (16-bit VPN)

first-level page table

VPN range	valid	kernel	write	physical page # (of next page table)
0x0000-0x00FF	1	0	1	0x22343
0x0100-0x01FF	0	0	1	0x00000
0x0200-0x02FF	0	0	0	0x00000
0x0300-0x03FF	1	1	0	0x33454
0x0400-0x04FF	1	1	0	0xFF043
...	...	...	...	...
0xFF00-0xFFFF	1	1	0	0xFF045

first-level page table for VPN 0x303

...

PTE for VPN 0x3FF

31

two-level page tables

two-level page table for 65536 pages (16-bit VPN)

first-level page table

VPN range	valid	kernel	write	physical page # (of next page table)
0x0000-0x00FF	1	0	1	0x22343
0x0100-0x01FF	0	0	1	0x00000
0x0200-0x02FF	0	0	0	0x00000
0x0300-0x03FF	1	1	0	0x33454
0x0400-0x04FF	1	1	0	0xFF043
...	...	...	...	...
0xFF00-0xFFFF	1	1	0	0xFF045

first-level page table for VPN 0x303


...

PTE for VPN 0x3FF

31


two-level page tables

two-level page table for 65536 pages (16-bit VPN)




two-level page tables

two-level page table for 65536 pages (16-bit VPN)



two-level page tables

two-level page table for 65536 pages (16-bit VPN)




two-level page table lookup

virtual address

11 0101 01 00 1011 00 00 1101 1111


VPN — split into two parts (one per level)

two-level page table lookup




32

two-level page table lookup




32

two-level page table lookup




32

two-level page table lookup




32


two-level page table lookup




two-level page table lookup




two-level page table lookup




two-level page table lookup



two-level page table lookup



two-level page table lookup



two-level page table lookup

