

Y86-64 instruction formats

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC <i>rA</i> , <i>rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V</i> , <i>rB</i>	3	0	F	<i>rB</i>	<i>V</i>					
rmmovq <i>rA</i> , <i>D(rB)</i>	4	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
mrmmovq <i>D(rB)</i> , <i>rA</i>	5	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
OPq <i>rA</i> , <i>rB</i>	6	fn	<i>rA</i>	<i>rB</i>						
jCC <i>Dest</i>	7	cc	<i>Dest</i>							
call <i>Dest</i>	8	0	<i>Dest</i>							
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						

Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax  
addq   %rdi, %rax  
ret
```

*

3	0	F	%rax	01 00 00 00 00 00 00 00
---	---	---	------	-------------------------

Y86-64 state

`%rXX` — 15 registers

`%r15` missing

smaller parts of registers missing

ZF (zero), SF (sign), ~~OF (overflow)~~

book has OF, we'll not use it


~~CF (carry)~~ missing

Stat — processor status — halted?


PC — program counter (AKA instruction pointer)

main memory

registers



updates every **clock cycle**



Y86-64 state

`%rXX` — 15 registers

`%r15` missing

smaller parts of registers missing

ZF (zero), SF (sign), ~~OF (overflow)~~

book has OF, we'll not use it


~~CF (carry)~~ missing

Stat — processor status — halted?


PC — program counter (AKA instruction pointer)

main memory


state in Y86-64




state in Y86-64




state in Y86-64





state in Y86-64






state in Y86-64







memories




memories





memories






register file




register file





register file




register file



write register #15: write is ignored
read register #15: value is always 0



ALUs



Operations needed:
add — **addq**, addresses
sub — **subq**
xor — **xorq**
and — **andq**
more?

simple ISA 1: addq



addq %rXX, %rYY

encoding: %rXX %rYY (two 4-bit register #s)


1 byte instructions, no opcode

no other instructions


addq CPU




addq CPU




addq CPU




addq CPU



addq CPU



addq CPU



```
/* 0x00: */ addq %rax, %rdx
```


```
/* 0x01: */ addq %rbx, %rdx
```

initially: PC = 0x00, rax = 1, rbx = 2, rdx = 3


after cycle 1: PC = ????, rax = 1, rbx = 2, rdx = 4

after cycle 2: PC = ????, rax = ??, rbx = ??, rdx = ??

addq CPU



addq CPU



```
/* 0x00: */ addq %rax, %rdx
```

```
/* 0x01: */ addq %rbx, %rdx
```

initially: PC = 0x00, rax = 1, rbx = 2, rdx = 3

after cycle 1: PC = 0x01, rax = 1, rbx = 2, rdx = 4

after cycle 2: PC = 0x02, rax = 1, rbx = 2, rdx = 6


Simple ISA 2: jmp

jmp label


encoding: *8-byte little-endian address*

8 byte instructions, no opcode


jmp CPU



jmp CPU



jmp CPU



```
/* 0x00: */ jmp 0x10
```

```
/* 0x08: */ jmp 0x00
```

```
/* 0x10: */ jmp 0x08
```


initially: PC = 0x00

after cycle 1: PC = 0x10


after cycle 2: PC = 0x08

after cycle 3: PC = 0x00


multiplexers



multiplexers



multiplexers



truth table:

select bit 1	select bit 0	output (many bits)
0	0	a
0	1	b
1	0	c
1	1	d


Simple ISA 3: Jmp or No-Op

actual subset of Y86-64

`jmp LABEL` — encoded as `0x70` + address

`nop` — encoded as `0x10`


jmp+nop CPU



nop
jmp *Dest*



jmp+nop CPU




nop



jmp Dest




jmp+nop CPU




`nop`




`jmp Dest`




jmp+nop CPU




`nop`



`jmp Dest`




jmp+nop CPU



nop



jmp *Dest*




simple ISA 4: mov-to-register

```
irmovq $constant, %rYY
```

```
rrmovq %rXX, %rYY
```

```
mrmovq 10(%rXX), %rYY
```


mov-to-register CPU




`rrmovq rA, rB`

`irmovq V, rB`



`mrmovq D(rB), rA`



mov-to-register CPU



register file



rrmovq *rA*, *rB*




irmovq *V*, *rB*



mrmovq *D*(*rB*), *rA*



mov-to-register CPU



`rrmovq rA, rB`




`irmovq V, rB`



`mrmovq D(rB), rA`



mov-to-register CPU



`rrmovq rA, rB`




`irmovq V, rB`



`mrmovq D(rB), rA`



mov-to-register CPU



`rrmovq rA, rB`




`irmovq V, rB`



`mrmovq D(rB), rA`



mov-to-register CPU



`rrmovq rA, rB`




`irmovq V, rB`



`mrmovq D(rB), rA`



mov-to-register CPU



`rrmovq rA, rB`




`irmovq V, rB`



`mrmovq D(rB), rA`




mov-to-register CPU



`rrmovq rA, rB`

`irmovq V, rB`

`mrmovq D(rB), rA`



simple ISA 4B: mov


`irmovq $constant, %rYY`

`rrmovq %rXX, %rYY`

`mrmovq 10(%rXX), %rYY`

`rmmovq %rXX, 10(%rYY)`

mov CPU



`rrmovq rA, rB`

2	0	rA	rB
---	---	----	----

`irmovq V, rB`


3	0	F	rB
---	---	---	----

`mrmovq D(rB), rA`


5	0	rA	rB
---	---	----	----

`rmmovq rA, D(rB)`

4	0	rA	rB
---	---	----	----




mov CPU



`rrmovq rA, rB`




`irmovq V, rB`




`mrmovq D(rB), rA`



`rmmovq rA, D(rB)`




mov CPU




`rrmovq rA, rB`




`irmovq V, rB`




`mrmovq D(rB), rA`




`rmmovq rA, D(rB)`



mov CPU



mov CPU



stages and time

fetch / decode / execute / memory / write back / PC update

Order when these events happen pushq %rax instruction:

1. instruction read
2. memory changes
3. %rsp changes
4. PC changes

Hint: recall how registers, register files, memory works

- a. 1; then 2, 3, and 4 in any order
- b. 1; then 2, 3, and 4 at almost the same time
- c. 1; then 2; then 3; then 4
- d. 1; then 3; then 2; then 4
- e. 1; then 2; then 3 and 4 at almost the same time
- f. something else

Summary

each instruction takes one cycle

divided into stages for **design convenience**

read values **from previous cycle**

send **new values** to state components

control what is sent with **MUXes**

Stages

conceptual division of instruction:

fetch — read instruction memory, split instruction, compute length

decode — read register file

execute — arithmetic (including of addresses)

memory — read or write data memory

write back — write to register file

PC update — compute next value of PC