

## Pipelining 3 — Hazard Handling

# last time

## 5-stage pipeline

fetch+PC update / decode / execute / memory / writeback

## writing pipeline stages

read from prior stage's registers

write to next stage's registers

manipulate components w/in stage (e.g. data memory for memory)

need a value from prior stage? pass through registers

data hazard — pipeline reads wrong (old) value

wrong order of reads/writes

control hazard — pipeline doesn't know next instruction

resolving hazards with stalling (insert nops)

# control hazard

```
subq %r8, %r9
je    0xFFFF
addq %r10, %r11
```

	fetch		fetch→decode		decode→execute			execute→writeback	
cycle	PC	SF/ZF	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0	0/1							
1	0x2	0/1	8	9					
2	???	0/1	0xF	0xF	800	900	9		

# control hazard

```
subq %r8, %r9
je    0xFFFF
addq %r10, %r11
```

	fetch		fetch→decode		decode→execute			execute→writeback	
cycle	PC	SF/ZF	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0	0/1							
1	0x2	0/1	8	9					
2	???	0/1	0xF	0xF	800	900	9		

0xFFFF if R[8] = R[9]; 0x12 otherwise

# control hazard: stall

```
addq %r8, %r9
```

```
// insert two nops
```

```
je    0xFFFF
```

```
addq %r10, %r11
```

cycle	fetch		fetch→decode		decode→execute			execute→writeback	
	PC	SF/ZF	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0	0/1							
1	0x2*	0/1	8	9					
2	0x2*	0/1	0xF	0xF	800	900	9		
3	0x2	0/0	0xF	0xF	---	---	0xF	1700	9
4	0x10	0/0	0xF	0xF	---	---	0xF	---	0xF
5			10	11	---	---	0xF	---	0xF
6					1000	1100	11	---	0xF

# control hazard: stall

```
addq %r8, %r9
// insert two nops
je    0xFFFF
addq %r10, %r11
```

	fetch	fetch→decode	decode→execute	execute→writeback					
cycle	PC	wait for two cycles for addq to update SF/ZF							
0	0x0	0/1							
1	0x2*	0/1	8	9					
2	0x2*	0/1	0xF	0xF	800	900	9		
3	0x2	0/0	0xF	0xF	---	---	0xF	1700	9
4	0x10	0/0	0xF	0xF	---	---	0xF	---	0xF
5			10	11	---	---	0xF	---	0xF
6					1000	1100	11	---	0xF

# control hazard: stall

```
addq %r8, %r9
// insert two nops
je    0xFFFF
addq %r10, %r11
```

cycle	fetch		fetch→decode		decode→execute			execute→writeback	
	PC	SF/ZF	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0	0/1							
1	0x2*								
2	0x2*								
3	0x2	0/0	0xF	0xF	---	---	0xF	1700	9
4	0x10	0/0	0xF	0xF	---	---	0xF	---	0xF
5			10	11	---	---	0xF	---	0xF
6					1000	1100	11	---	0xF

**execute je instruction (use SF/ZF)**

# stalling for conditional jmps

```
subq %r8, %r8  
je label
```

```
label: irmovq ...
```

time	fetch	decode	execute	memory	writeback
1	OPq				
2	jCC	OPq			
3	wait for jCC	jCC	OPq (set ZF)		
4	wait for jCC	nothing	jCC (use ZF)	OPq	
5	irmovq	nothing	nothing	jCC (done)	OPq



# stalling for conditional jmps

```
subq %r8, %r8  
je label
```

```
label: irmovq ...
```

time	fetch	decode	execute	memory	writeback
1	OPq				
2	jCC	OPq			
3	wait for jCC	jCC	OPq (set ZF)		
4	wait for jCC	nothing	jCC (use ZF)	OPq	
5	irmovq	nothing	nothing	jCC (done)	OPq

# stalling for conditional jmps

```
subq %r8, %r8  
je label
```

```
label: irmovq ...
```

time	fetch	decode	execute	memory	writeback
1	OPq				
2	jCC	OPq			
3	wait for jCC	jCC	OPq (set ZF)		
4	wait for jCC	nothing	jCC (use ZF)	OPq	
5	irmovq	nothing	nothing	jCC (done)	OPq

ZF sent via register

# stalling for conditional jmps

```
subq %r8, %r8  
je label
```

```
label: irmovq ...
```

time	fetch	decode	execute	memory	writeback
1	OPq				
2	jCC	OPq			
3	wait for jCC	jCC	OPq (set ZF)		
4	wait for jCC	nothing	jCC (use ZF)	OPq	
5	irmovq	nothing	nothing	jCC (done)	OPq

“taken” sent from execute to fetch

# stalling for ret

```
call empty
addq %r8, %r9
```

```
empty:  ret
```

time	fetch	decode	execute	memory	writeback
1	call				
2	ret	call			
3	wait for ret	ret	call		
4	wait for ret	nothing	ret	call (store)	
5	wait for ret	nothing	nothing	ret (load)	call
6	addq	nothing	nothing	nothing	ret

# stalling for ret

```
call empty
addq %r8, %r9
```

```
empty:  ret
```

time	fetch	decode	execute	memory	writeback
1	call				
2	ret	call			
3	wait for ret	ret	call		
4	wait for ret	nothing	ret	call (store)	
5	wait for ret	nothing	nothing	ret (load)	call
6	addq	nothing	nothing	nothing	ret

return address stored here

# stalling for ret

```
call empty
addq %r8, %r9
```

```
empty:  ret
```

time	fetch	decode	execute	memory	writeback
1	call				
2	ret	call			
3	wait for ret	ret	call		
4	wait for ret	nothing	ret	return address loaded here	
5	wait for ret	nothing	nothing	ret (load)	call
6	addq	nothing	nothing	nothing	ret

# pipeline stages

fetch — instruction memory, *most* PC computation

decode — reading register file

execute — computation, condition code read/write

memory — memory read/write

writeback — writing register file, writing Stat register

# pipeline stages

fetch — instruction memory, *most* PC computation

decode — reading register file

common case: fetch next instruction in next cycle  
can't for conditional jump, return

memory — memory read/write

writeback — writing register file, writing Stat register



# pipeline stages

fetch — instruction memory, *most* PC computation

decode — reading register file

execute — computation, **condition code read/write**

memory — memory read/write

writeback

read/write in same stage avoids reading wrong value  
get value updated for prior instruction (not earlier/later)

# pipeline stages

fetch — instruction memory, *most* PC computation

decode — reading register file

execute — computation, condition code read/write

memory — memory read/write

writeback — writing register file, **writing Stat register**

don't want to halt until everything else is done

# stalling costs

with only stalling:

extra 3 cycles (total 4) for every ret

extra 2 cycles (total 3) for conditional jmp

up to 3 extra cycles for data dependencies

# stalling costs

with only stalling:

extra 3 cycles (total 4) for every ret

extra 2 cycles (total 3) for conditional jmp

up to 3 extra cycles for data dependencies

can we do better?

# stalling costs

with only stalling:

extra 3 cycles (total 4) for every ret

extra 2 cycles (total 3) for conditional jmp

up to 3 extra cycles for data dep

can't easily read memory early  
might be written in previous instruction

can we do better?

# stalling costs

with only stalling:

extra 3 cycles (total 4) for every ret

extra 2 cycles (total 3) for conditional jmp

up to 3 extra cycles for data dependencies

trick: use values waiting to get to register file

can we do better?

# revisiting data hazards


stalling worked

but very unsatisfying — wait 2 extra cycles to use anything?!

observation: **value** ready before it would be needed  
(just not stored in a way that let's us get it)

# motivation

```
// initially %r8 = 800,  
//           %r9 = 900, etc.  
addq %r8, %r9  
addq %r9, %r8  
addq ...  
addq ...
```




	fetch	fetch/decode		decode/execute			execute/writeback	
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2	8	9					
2		9	8	800	900	9		
3				900	800	8	1700	9
4							1700	8

should be 1700



# motivation

```
// initially %r8 = 800,  
//           %r9 = 900, etc.  
addq %r8, %r9  
addq %r9, %r8  
addq ...  
addq ...
```




	fetch	fetch/decode		decode/execute			execute/writeback	
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2	8	9					
2		9	8	800	900	9		
3				900	800	8	1700	9
4							1700	8

should be 1700

# forwarding

addq %r8, %r9 // (1)

addq %r9, %r8 // (2)




# forwarding

addq %r8, %r9 // (1)

addq %r9, %r8 // (2)


reg #s 9, 8 from (2)



# forwarding

addq %r8, %r9 // (1)


addq %r9, %r8 // (2)



# forwarding

addq %r8, %r9 // (1)


addq %r9, %r8 // (2)



# forwarding

addq %r8, %r9 // (1)

addq %r9, %r8 // (2)




# forwarding

addq %r8, %r9 // (1)

~~addq %r9, %r8 // (2)~~


addq %r10, %r9 // (2b)



# forwarding: MUX conditions

addq %r8, %r9 // (1)

addq %r9, %r8 // (2)






# forwarding: MUX conditions

addq %r8, %r9 // (1)


addq %r9, %r8 // (2)



# forwarding: MUX conditions

```
addq %r8, %r9 // (1)
```


```
addq %r9, %r8 // (2)
```



# forwarding: MUX conditions

addq %r8, %r9 // (1)

addq %r9, %r8 // (2)







# some forwarding paths

	cycle #								
	0	1	2	3	4	5	6	7	8
<code>addq %r8, %r9</code>	F	D	E	M	W				
<code>subq %r9, %r11</code>		F	D	E	M	W			
<code>mrmovq 4(%r11), %r10</code>			F	D	E	M	W		
<code>rmmovq %r9, 8(%r11)</code>				F	D	E	M	W	
<code>xorq %r10, %r9</code>					F	D	E	M	W


# some forwarding paths



# some forwarding paths




# some forwarding paths







# some forwarding paths




# some forwarding paths




# some forwarding paths



# some forwarding paths



# some forwarding paths



# multiple forwarding paths (1)

	<i>cycle #</i>	0	1	2	3	4	5	6	7	8
<code>addq %r10, %r8</code>		F	D	E	M	W				
<code>addq %r11, %r8</code>			F	D	E	M	W			
<code>addq %r12, %r8</code>				F	D	E	M	W		

# multiple forwarding paths (1)

addq %r10, %r8  
addq %r11, %r8  
addq %r12, %r8

<i>cycle #</i>	0	1	2	3	4	5	6	7	8
	F	D	E	M	W				
		F	D	E	M	W			
			F	D	E	M	W		

## multiple forwarding HCL (1)

```
/* decode output: valA */
d_valA = [
    ...
    reg_srcA == e_dstE : e_valE;
    /* forward from end of execute */


    reg_srcA == m_dstE : m_valE;
    /* forward from end of memory */

    ...
    1 : reg_outputA;
];
```




## multiple forwarding paths (2)


	<i>cycle #</i>	0	1	2	3	4	5	6	7	8
<code>addq %r10, %r8</code>		F	D	E	M	W				
<code>addq %r11, %r12</code>			F	D	E	M	W			
<code>addq %r12, %r8</code>				F	D	E	M	W		



## multiple forwarding paths (2)



## multiple forwarding paths (2)



## multiple forwarding HCL (2)

```
d_valA = [  
    ...  
    reg_srcA == e_dstE : e_valE;  
    ...  
    1 : reg_outputA;  
];  
...  
d_valB = [  
    ...  
    reg_srcB == m_dstE : m_valE;  
    ...  
    1 : reg_outputA;  
];
```

# hazards versus dependencies

dependency — X needs result of instruction Y?

hazard — will it not work in some pipeline?

**before** extra work is done to “resolve” hazards  
like forwarding or stalling or branch prediction

## ex.: dependencies and hazards (1)

**addq**      %rax,      %rbx

**subq**      %rax,      %rcx

**irmovq**    \$100,      %rcx

**addq**      %rcx,      %r10

**addq**      %rbx,      %r10


where are dependencies?

which are hazards in our pipeline?

which are resolved with forwarding?

## ex.: dependencies and hazards (1)

addq	%rax,	<b>%rbx</b>
subq	%rax,	%rcx
irmovq	\$100,	%rcx
addq	%rcx,	%r10
addq	<b>%rbx,</b>	%r10



where are dependencies?  
which are hazards in our pipeline?  
which are resolved with forwarding?

## ex.: dependencies and hazards (1)

addq	%rax,	<span style="border: 1px solid blue; border-radius: 10px; padding: 2px;">%rbx</span>
subq	%rax,	%rcx
irmovq	\$100,	<span style="border: 1px solid red; border-radius: 10px; padding: 2px;">%rcx</span>
addq	<span style="border: 1px solid red; border-radius: 10px; padding: 2px;">%rcx,</span>	%r10
addq	<span style="border: 1px solid blue; border-radius: 10px; padding: 2px;">%rbx,</span>	%r10

```
graph TD; I1[addq %rax, %rbx] -- blue --> I5[addq %rbx, %r10]; I3[irmovq $100, %rcx] -- red --> I4[addq %rcx, %r10];
```

where are dependencies?  
which are hazards in our pipeline?  
which are resolved with forwarding?



## ex.: dependencies and hazards (1)

addq	%rax,	<span style="border: 1px solid blue; border-radius: 10px; padding: 2px;">%rbx</span>
subq	%rax,	%rcx
irmovq	\$100,	<span style="border: 1px solid red; border-radius: 10px; padding: 2px;">%rcx</span>
addq	<span style="border: 1px solid red; border-radius: 10px; padding: 2px;">%rcx,</span>	<span style="border: 1px solid red; border-radius: 10px; padding: 2px;">%r10</span>
addq	<span style="border: 1px solid blue; border-radius: 10px; padding: 2px;">%rbx,</span>	<span style="border: 1px solid red; border-radius: 10px; padding: 2px;">%r10</span>

where are dependencies?  
which are hazards in our pipeline?  
which are resolved with forwarding?

## ex.: dependencies and hazards (2)

**mrmovq** 0(%rax) %rbx

**addq** %rbx %rcx

**jne** foo

foo: **addq** %rcx %rdx

**mrmovq** (%rdx) %rcx

where are dependencies?

which are hazards in our pipeline?

which are resolved with forwarding?

# pipeline with different hazards

example: 4-stage pipeline:

fetch/decode/execute+memory/writeback

		<i>// 4 stage</i>	<i>// 5 stage</i>
addq	%rax, %r8	<i>//</i>	<i>// W</i>
subq	%rax, %r9	<i>// W</i>	<i>// M</i>
xorq	%rax, %r10	<i>// EM</i>	<i>// E</i>
andq	%r8, %r11	<i>// D</i>	<i>// D</i>

# pipeline with different hazards

example: 4-stage pipeline:

fetch/decode/execute+memory/writeback

	<i>// 4 stage</i>	<i>// 5 stage</i>
<code>addq %rax, %r8</code>	<i>//</i>	<i>// W</i>
<code>subq %rax, %r9</code>	<i>// W</i>	<i>// M</i>
<code>xorq %rax, %r10</code>	<i>// EM</i>	<i>// E</i>
<code>andq %r8, %r11</code>	<i>// D</i>	<i>// D</i>

`addq/andq` is hazard with 5-stage pipeline

`addq/andq` is **not** a hazard with 4-stage pipeline

## exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

result only available after second execute stage

where does forwarding, stalls occur?

	<i>cycle #</i>	0	1	2	3	4	5	6	7	8
<code>addq %rcx, %r9</code>		F	D	E1	E2	M	W			
<code>addq %r9, %rbx</code>										
<code>addq %rax, %r9</code>										
<code>rmmovq %r9, (%rbx)</code>										

## exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	<i>cycle #</i>	0	1	2	3	4	5	6	7	8
<code>addq %rcx, %r9</code>		F	D	E1	E2	M	W			
<code>addq %r9, %rbx</code>										
<code>addq %rax, %r9</code>										
<code>rmmovq %r9, (%rbx)</code>										

# exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	<i>cycle #</i>	0	1	2	3	4	5	6	7	8
<code>addq %rcx, %r9</code>		F	D	E1	E2	M	W			
<code>addq %r9, %rbx</code>			F	D	E1	E2	M	W		
<code>addq %rax, %r9</code>				F	D	E1	E2	M	W	
<code>rmmovq %r9, (%rbx)</code>					F	D	E1	E2	M	W

# exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	<i>cycle #</i>	0	1	2	3	4	5	6	7	8	
<b>addq</b> %rcx, %r9		F	D	E1	E2	M	W				
addq %r9, %rbx			F	D	E1	E2	M	W			
<b>addq</b> %r9, %rbx			F	D	D	E1	E2	M	W		
addq %rax, %r9				F	D	E1	E2	M	W		
<b>addq</b> %rax, %r9				F	F	D	E1	E2	M	W	
rmmovq %r9, (%rbx)					F	D	E1	E2	M	W	
<b>rmmovq</b> %r9, (%rbx)						F	D	E1	E2	M	W



# exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	<i>cycle #</i>	0	1	2	3	4	5	6	7	8	
<b>addq %rcx, %r9</b>		F	D	E1	E2	M	W				
addq %r9, %rbx			F	D	E1	E2	M	W			
<b>addq %r9, %rbx</b>			F	D	D	E1	E2	M	W		
addq %rax, %r9				F	D	E1	E2	M	W		
<b>addq %rax, %r9</b>				F	F	D	E1	E2	M	W	
rmmovq %r9, (%rbx)					F	D	E1	E2	M	W	
<b>rmmovq %r9, (%rbx)</b>						F	D	E1	E2	M	W

# exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	<i>cycle #</i>	0	1	2	3	4	5	6	7	8	
<b>addq %rcx, %r9</b>		F	D	E1	E2	M	W				
addq %r9, %rbx			F	D	E1	E2	M	W			
<b>addq %r9, %rbx</b>			F	D	D	E1	E2	M	W		
addq %rax, %r9				F	D	E1	E2	M	W		
<b>addq %rax, %r9</b>				F	F	D	E1	E2	M	W	
rmmovq %r9, (%rbx)					F	D	E1	E2	M	W	
<b>rmmovq %r9, (%rbx)</b>						F	D	E1	E2	M	W

# stalling costs

with only stalling:

extra 3 cycles (total 4) for every ret

extra 2 cycles (total 3) for conditional jmp

trick: guess and check

up to 3 extra cycles for data dependencies

can we do better?

# when do instructions change things?

... other than pipeline registers/PC:

stage	changes
fetch	(none)
decode	(none)
execute	condition codes
memory	memory writes
writeback	register writes/stat changes

# when do instructions change things?

... other than pipeline registers/PC:

stage	changes
fetch	(none)
decode	(none)
execute	condition codes
memory	memory writes
writeback	register writes/stat changes

to “undo” instruction during fetch/decode:

forget everything in **pipeline registers**

## making guesses

```
    subq    %rcx, %rax  
    jne     LABEL  
    xorq    %r10, %r11  
    xorq    %r12, %r13
```

...

```
LABEL:  addq    %r8, %r9  
        rmmovq %r10, 0(%r11)
```

speculate: **jne** will goto LABEL

right: 2 cycles faster!

wrong: forget before execute finishes

# jXX: speculating right

```
subq %r8, %r8  
jne LABEL  
...
```

```
LABEL: addq %r8, %r9  
rmmovq %r10, 0(%r11)  
irmovq $1, %r11
```

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	irmovq	rmmovq	addq	jne (done)	OPq

# jXX: speculating right

```
subq %r8, %r8
jne LABEL
...
```

```
LABEL: addq %r8, %r9
        rmmovq %r10, 0(%r11)
        irmovq $1, %r11
```

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	j were waiting/nothing		
5	irmovq	rmmovq	addq	jne (done)	OPq



# jXX: speculating wrong

```
subq %r8, %r8
jne LABEL
xorq %r10, %r11
...
```

```
LABEL: addq %r8, %r9
        rmmovq %r10, 0(%r11)
```

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	xorq	nothing	nothing	jne (done)	OPq

# jXX: speculating wrong

```
subq %r8, %r8
jne LABEL
xorq %r10, %r11
...
```

```
LABEL: addq %r8, %r9
        rmmovq %r10, 0(%r11)
```

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	"squash" wrong guesses			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	xorq	nothing	nothing	jne (done)	OPq

# jXX: speculating wrong

```
subq %r8, %r8
jne LABEL
xorq %r10, %r11
...
```

```
LABEL: addq %r8, %r9
       rmmovq %r10, 0(%r11)
```

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne (use 2)			
4	rmmovq [?]	addq [?]	jne (use 2)		
5	xorq	nothing	nothing	jne (done)	OPq

fetch correct next instruction

# performance

## hypothetical instruction mix

kind	portion	cycles (predict)	cycles (stall)
not-taken jXX	3%	3	3
taken jXX	5%	1	3
ret	1%	4	4
others	91%	1*	1*

# performance

## hypothetical instruction mix

kind	portion	cycles (predict)	cycles (stall)
not-taken jXX	3%	3	3
taken jXX	5%	1	3
ret	1%	4	4
others	91%	1*	1*


$$\text{predict: } 3 \times .03 + 1 \times .05 + 4 \times .01 + 1 \times .91 =$$

**1.09** cycles/instr.


$$\text{stall: } 3 \times .03 + 3 \times .05 + 4 \times .01 + 1 \times .91 =$$

**1.19** cycles/instr.


# PC update (adding stall)



# PC update (adding stall)




# PC update (rearranged)






# PC update (rearranged)




# PC update (rearranged)

same logic as before — but happens in next cycle  
inputs are from slightly different place...  
(e.g. 'taken?' from *execute to memory* registers,  
not *execute* directly)



# PC update (rearranged)



# rearranged PC update in HCL

```
/* replacing the PC register: */
register fF {
    predictedPC: 64 = 0;
}

/* actual input to instruction memory */
pc = [
    conditionCodesSaidNotTaken : jumpValP;
    /* from later in pipeline */
    ...
    1: F_predictedPC;
];
```

# why rearrange PC update?

either works


- correct PC at beginning or end of cycle?
- still some time in cycle to do so...

maybe easier to think about branch prediction this way?

# backup slides

# addq processor: data hazard stall

```
// initially %r8 = 800,
//           %r9 = 900, etc.
addq %r8, %r9
// hardware stalls twice
addq %r9, %r8
addq %r10, %r11
```




	fetch	fetch→decode		decode→execute			execute→writeback	
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2*	8	9					
2	0x2*	F	F	800	900	9		
3	0x2	F	F	---	---	F	1700	9
4	0x4	9	8	---	---	F	---	F
5		10	11	1700	800	8	---	F
6				1000	1100	11	2500	8





# addq processor: data hazard stall

```
// initially %r8 = 800,
//           %r9 = 900, etc.
addq %r8, %r9
// hardware stalls twice
addq %r9, %r8
addq %r10, %r11
```



	fetch	fetch→decode		decode→execute			execute→writeback	
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2*	8	9					
2	0x2*	F	F	800	900	9		
3	0x2	F	F	---	---	F	1700	9
4	0x4	9	8	---	---	F	---	F
5		10	11	1700	800	8	---	F
6				1000	1100	11	2500	8

R[9] written during cycle 3; read during cycle 4

# addq stall

```
addq %r8, %r9
// hardware stalls twice
addq %r9, %r8
addq %r10, %r11
```

