

Pipelining: Hazard Handling, etc.

last time

pipelining the processor overview

naming registers

control signals in pipeline registers

data hazards

control hazards

solving hazards with ISA change+compiler

solving hazards with stalling

stalling costs

with only stalling:

- extra 3 cycles (total 4) for every ret

- extra 2 cycles (total 3) for conditional jmp

- up to 3 extra cycles for data dependencies

stalling costs

with only stalling:

- extra 3 cycles (total 4) for every ret

- extra 2 cycles (total 3) for conditional jmp

- up to 3 extra cycles for data dependencies

can we do better?

stalling costs

with only stalling:

extra 3 cycles (total 4) for every ret

extra 2 cycles (total 3) for conditional jmp

up to 3 extra cycles for data dependency
can't easily read memory early
might be written in previous instruction

can we do better?

stalling costs

with only stalling:

extra 3 cycles (total 4) for every ret

extra 2 cycles (total 3) for conditional jmp

up to 3 extra cycles for data dependencies

trick: use values waiting to get to register file

can we do better?

revisiting data hazards

stalling worked

but very unsatisfying — wait 2 extra cycles to use anything?!

observation: **value** ready before it would be needed
(just not stored in a way that let's us get it)

motivation

location of values during cycle 2:


// initially %r8 = 800,
// %r9 = 900, etc.

addq %r8, %r9

addq %r9, %r8

addq ...

addq ...



	fetch	fetch/decode		decode/execute			execute/writeback	
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2	8	9					
2		9	8	800	900	9		
3				900	800	8	1700	9
4							1700	8

should be 1700

motivation

// initially %r8 = 800,
// %r9 = 900, etc.


addq %r8, %r9

addq %r9, %r8

addq ...

addq ...

location of values during cycle 2:




	fetch	fetch/decode		decode/execute			execute/writeback	
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2	8	9					
2		9	8	800	900	9		
3				900	800	8	1700	9
4							1700	8

should be 1700

forwarding

addq %r8, %r9 // (1)


addq %r9, %r8 // (2)



forwarding


addq %r8, %r9 // (1)
addq %r9, %r8 // (2)

reg #s 9, 8 from (2)




forwarding

addq %r8, %r9 // (1)
addq %r9, %r8 // (2)




forwarding

addq %r8, %r9 // (1)
addq %r9, %r8 // (2)



forwarding

```
addq %r8, %r9 // (1)  
addq %r9, %r8 // (2)
```




forwarding

addq %r8, %r9 // (1)


~~addq %r9, %r8 // (2)~~

addq %r10, %r9 // (2b)




forwarding: MUX conditions

```
addq %r8, %r9 // (1)  
addq %r9, %r8 // (2)
```



forwarding: MUX conditions

```
addq %r8, %r9 // (1)  
addq %r9, %r8 // (2)
```




forwarding: MUX conditions

```
addq %r8, %r9 // (1)  
addq %r9, %r8 // (2)
```

```
d_valA = [  
    condition : e_valE;  
    1 : reg_outputA;  
];
```


What could **condition** be?

- a. $W_{rA} == \text{reg}_{srcA}$
- b. $W_{dstE} == \text{reg}_{srcA}$
- c. $e_{dstE} == \text{reg}_{srcA}$
- d. $d_{rB} == \text{reg}_{srcA}$
- e. something else




forwarding: MUX conditions

```
addq %r8, %r9 // (1)  
addq %r9, %r8 // (2)
```



forwarding: MUX conditions


```
addq %r8, %r9 // (1)  
addq %r9, %r8 // (2)
```



computing destinations early

destination register
computed in decode

available early
for forwarding/etc. logic



textbook convention on destinations

dstE/dstM computed mostly in decode

passed through pipeline as d_dstE, e_dstE, ...

valE/valM only set to value to be stored in dstE/dstM

passed through pipeline as e_valE, m_valE, ...

simplifies forwarding/stalling logic

stalling versus forwarding (1)

with stalling:

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	W					
addq %r9, %r8			X	X	F	D	E	W		

with forwarding:


	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	W					
addq %r9, %r8			F	D	E	W				

forwarding more?

// initially %rax = 0,
 // %r8 = 800,
 // %r9 = 900, etc.

```
addq %r8, %r9
addq %rax, %rax
addq %r9, %r10
```

location of values during cycle 3:




	fetch	fetch/decode		decode/execute			execute/writeback	
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2	8	9					
2	0x4	0	0	800	900	9		
3		9	10	0	0	0	1700	9
4				900	1000	10	0	0
5							1900	10

should be 1700

forwarding two stages?

```
addq %r8, %r9    // (1) R9 <- R8 (800) + R9 (900)  
addq %rax, %rax // (2)  
addq %r9, %r10   // (3) R10 <- R9 (1700) + R10 (1000)
```



some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

multiple forwarding paths (1)

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F	D	E	M	W				
addq %r11, %r8			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

multiple forwarding paths (1)

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F	D	E	M	W				
addq %r11, %r8			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

multiple forwarding HCL (1)

```
/* decode output: valA */
d_valA = [
    ...
    reg_srcA == e_dstE : e_valE;
        /* forward from end of execute */
    reg_srcA == m_dstE : m_valE;
        /* forward from end of memory */
    ...
    1 : reg_outputA;
];
```

multiple forwarding paths (2)

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F	D	E	M	W				
addq %r11, %r12			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

multiple forwarding paths (2)

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F	D	E	M	W				
addq %r11, %r12			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

multiple forwarding paths (2)

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F	D	E	M	W				
addq %r11, %r12			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

multiple forwarding HCL (2)

```
d_valA = [
    ...
    reg_srcA == e_dstE : e_valE;
    ...
    1 : reg_outputA;
];
...
d_valB = [
    ...
    reg_srcB == m_dstE : m_valE;
    ...
    1 : reg_outputA;
];
```

hazards versus dependencies

dependency — X needs result of instruction Y?

hazard — will it not work in some pipeline?

before extra work is done to “resolve” hazards
like forwarding or stalling or branch prediction

stalling costs

with only stalling:

extra 3 cycles (total 4) for every ret

extra 2 cycles (total 3) for conditional jmp

trick: guess and check

up to 3 extra cycles for data dependencies

can we do better?

unsolved problem

cycle #	0	1	2	3	4	5	6	7	8
mrmovq 0(%rax), %rbx	F	D	E	M	W				
subq %rbx, %rcx		F	D	E	M	W			


combine stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in subq's decode stage
(since easier than detecting it in fetch stage)

typically what you'll implement

intuition: try to forward, but detect that it won't work

unsolved problem



combine stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in `subq`'s decode stage
(since easier than detecting it in fetch stage)

typically what you'll implement

intuition: try to forward, but detect that it won't work

ex.: dependencies and hazards (1)

addq %rax, %rbx

subq %rax, %rcx

imovq \$100, %rcx

addq %rcx, %r10

addq %rbx, %r10

where are dependencies?

which are hazards in our pipeline?

which are resolved with forwarding?

ex.: dependencies and hazards (1)

addq	%rax,	%rbx
subq	%rax,	%rcx
irmovq	\$100,	%rcx
addq	%rcx,	%r10
addq	%rbx,	%r10

where are dependencies?

which are hazards in our pipeline?

which are resolved with forwarding?

ex.: dependencies and hazards (1)

addq	%rax ,	%rbx
subq	%rax ,	%rcx
irmovq	\$100 ,	%rcx
addq	%rcx ,	%r10
addq	%rbx ,	%r10

where are dependencies?

which are hazards in our pipeline?

which are resolved with forwarding?

ex.: dependencies and hazards (1)

addq	%rax ,	%rbx
subq	%rax ,	%rcx
irmovq	\$100 ,	%rcx
addq	%rcx ,	%r10
addq	%rbx ,	%r10

where are dependencies?
which are hazards in our pipeline?
which are resolved with forwarding?

ex.: dependencies and hazards (2)

mrmovq 0(%rax) %rbx

addq %rbx %rcx

jne foo

foo: **addq** %rcx %rdx

mrmovq (%rdx) %rcx

where are dependencies?

which are hazards in our pipeline?

which are resolved with forwarding?

pipeline with different hazards

example: 4-stage pipeline:

fetch/decode/execute+memory/writeback

		// 4 stage	// 5 stage
addq %rax, %r8	//		// W
subq %rax, %r9	//	W	// M
xorq %rax, %r10	//	EM	// E
andq %r8, %r11	//	D	// D

pipeline with different hazards

example: 4-stage pipeline:

fetch/decode/execute+memory/writeback

	// 4 stage	// 5 stage
addq %rax, %r8	//	// W
subq %rax, %r9	// W	// M
xorq %rax, %r10	// EM	// E
andq %r8, %r11	// D	// D

addq/andq is hazard with 5-stage pipeline

addq/andq is **not** a hazard with 4-stage pipeline

exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

result only available after second execute stage

where does forwarding, stalls occur?

	<i>cycle #</i>	0	1	2	3	4	5	6	7	8
<code>addq %rcx, %r9</code>		F	D	E1	E2	M	W			
<code>addq %r9, %rbx</code>										
<code>addq %rax, %r9</code>										
<code>rmmovq %r9, (%rbx)</code>										

exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	cycle #	0	1	2	3	4	5	6	7	8
<code>addq %rcx, %r9</code>		F	D	E1	E2	M	W			
<code>addq %r9, %rbx</code>										
<code>addq %rax, %r9</code>										
<code>rmmovq %r9, (%rbx)</code>										

exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	cycle #	0	1	2	3	4	5	6	7	8
addq %rcx, %r9		F	D	E1	E2	M	W			
addq %r9, %rbx		F	D	E1	E2	M	W			
addq %rax, %r9										
rmmovq %r9, (%rbx)						F	D	E1	E2	M W

r9 not available yet — can't forward here
so try stalling in addq's decode...

exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	cycle #	0	1	2	3	4	5	6	7	8
addq %rcx, %r9		F	D	E1	E2	M	W			
addq %r9, %rbx			F	D	E1	E2	M	W		
addq %r9, %rbx			F	D	D	E1	E2	M	W	
addq %rax, %r9										
after stalling once, now we can forward										
addq %rax, %r9			F	F	D	E1	E2	M	W	
rmmovq %r9, (%rbx)				F	D	E1	E2	M	W	
rmmovq %r9, (%rbx)					F	D	E1	E2	M	W

exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	cycle #								
	0	1	2	3	4	5	6	7	8
<code>addq %rcx, %r9</code>	F	D	E1	E2	M	W			
<code>addq %r9, %rbx</code>		F	D	E1	E2	M	W		
<code>addq %r9, %rbx</code>		F	D	D	E1	E2	M	W	
<code>addq %rax, %r9</code>			F	D	E1	E2	M	W	
<code>addq %rax, %r9</code>			F	F	D	E1	E2	M	W
<code>rmmovq %r9, (%rbx)</code>				F	D	E1	E2	M	W
<code>rmmovq %r9, (%rbx)</code>					F	D	E1	E2	M

exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	cycle #	0	1	2	3	4	5	6	7	8
<code>addq %rcx, %r9</code>		F	D	E1	E2	M	W			
<code>addq %r9, %rbx</code>			F	D	E1	E2	M	W		
<code>addq %r9, %rbx</code>			F	D	D	E1	E2	M	W	
<code>addq %rax, %r9</code>				F	D	E1	E2	M	W	
<code>addq %rax, %r9</code>				F	F	D	E1	E2	M	W
<code>rmmovq %r9, (%rbx)</code>					F	D	E1	E2	M	W
<code>rmmovq %r9, (%rbx)</code>						F	D	E1	E2	M W

when do instructions change things?

... other than pipeline registers/PC:

stage	changes
fetch	(none)
decode	(none)
execute	condition codes
memory	memory writes
writeback	register writes/stat changes

when do instructions change things?

... other than pipeline registers/PC:

stage	changes
fetch	(none)
decode	(none)
execute	condition codes
memory	memory writes
writeback	register writes/stat changes

to “undo” instruction during fetch/decode:

forget everything in **pipeline registers**

making guesses

```
subq    %rcx, %rax
jne     LABEL
xorq    %r10, %r11
xorq    %r12, %r13
...
LABEL: addq    %r8, %r9
       rmmovq %r10, 0(%r11)
```

speculate: **jne** will goto LABEL

right: 2 cycles faster!

wrong: forget before execute finishes

jXX: speculating right

```
subq %r8, %r8  
jne LABEL  
...
```

LABEL: addq %r8, %r9
rmmovq %r10, 0(%r11)
irmovq \$1, %r11

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	irmovq	rmmovq	addq	jne (done)	OPq

jXX: speculating right

```
subq %r8, %r8  
jne LABEL  
...
```

```
LABEL: addq %r8, %r9  
rmmovq %r10, 0(%r11)  
irmovq $1, %r11
```

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	j were waiting/nothing		
5	irmovq	rmmovq	addq	jne (done)	OPq

jXX: speculating wrong

```
subq %r8, %r8  
jne LABEL  
xorq %r10, %r11  
...
```

LABEL: addq %r8, %r9
rmmovq %r10, 0(%r11)

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	xorq	nothing	nothing	jne (done)	OPq

jXX: speculating wrong

```
subq %r8, %r8  
jne LABEL  
xorq %r10, %r11  
...
```

LABEL: addq %r8, %r9
rmmovq %r10, 0(%r11)

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne		“squash” wrong guesses		
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	xorq	nothing	nothing	jne (done)	OPq

jXX: speculating wrong

```
subq %r8, %r8  
jne LABEL  
xorq %r10, %r11  
...
```

LABEL: addq %r8, %r9
rmmovq %r10, 0(%r11)

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	j	fetch correct next instruction		
4	rmmovq [?]	a	m	m	p
5	xorq	nothing	nothing	jne (done)	OPq

performance

hypothetical instruction mix

kind	portion	cycles (predict)	cycles (stall)
not-taken jXX	3%	3	3
taken jXX	5%	1	3
ret	1%	4	4
others	91%	1*	1*

* — ignoring data hazards

performance

hypothetical instruction mix

kind	portion	cycles (predict)	cycles (stall)
not-taken jXX	3%	3	3
taken jXX	5%	1	3
ret	1%	4	4
others	91%	1*	1*

predict: $3 \times .03 + 1 \times .05 + 4 \times .01 + 1 \times .91 =$
1.09 cycles/instr.

stall: $3 \times .03 + 3 \times .05 + 4 \times .01 + 1 \times .91 =$
1.19 cycles/instr.

* — ignoring data hazards

after forwarding/prediction

where do we still need to stall?

memory output needed in fetch

ret followed by anything

memory output needed in execute

mrmovq or popq + use
(in immediately following instruction)

overall CPU

5 stage pipeline

1 instruction completes **every cycle — except hazards**

most data hazards: solved by forwarding

load/use hazard: 1 cycle of stalling

jXX control hazard: branch prediction + squashing


2 cycle penalty for misprediction

(correct misprediction after jXX finishes execute)


ret control hazard: 3 cycles of stalling

(fetch next instruction after ret finishes memory)


ret paths



ret paths



ret paths



solveable problem

cycle #	0	1	2	3	4	5	6	7	8
<code>mrmovq 0(%rax), %rbx</code>	F	D	E	M	W				
<code>rmmovq %rbx, 0(%rcx)</code>		F	D	E	M	W			

common for real processors to do this
but our textbook only forwards to the end of decode

implementing stalling + prediction

need to handle updating PC:

- stalling: retry same PC

- prediction: use predicted PC

- misprediction: correct mispredicted PC

need to update pipeline registers:


- repeat stage in stall: keep same values

- don't go to next stage in stall: insert nop values

- ignore instructions from misprediction: insert nop values

building the PC update (one possibility)


(1) normal case: $\text{PC} \leftarrow \text{PC} + \text{instr. len}$



building the PC update (one possibility)


(1) normal case: $\text{PC} \leftarrow \text{PC} + \text{instr len}$

(2) immediate: call/jmp, and *prediction* for cond. jumps




building the PC update (one possibility)

- (1) normal case: $\text{PC} \leftarrow \text{PC} + \text{instr len}$
- (2) immediate: call/jmp, and *prediction* for cond. jumps
- (3) repeat previous PC for stalls (load/use hazard, halt, ret?)




building the PC update (one possibility)

- (1) normal case: $\text{PC} \leftarrow \text{PC} + \text{instr len}$
- (2) immediate: call/jmp, and *prediction* for cond. jumps
- (3) repeat previous PC for stalls (load/use hazard, halt, ret?)
- (4) correct for misprediction of conditional jump




building the PC update (one possibility)

- (1) normal case: $\text{PC} \leftarrow \text{PC} + \text{instr len}$
- (2) immediate: call/jmp, and *prediction* for cond. jumps
- (3) repeat previous PC for stalls (load/use hazard, halt, ret?)
- (4) correct for misprediction of conditional jump
- (5) correct for missing return address for `ret`



building the PC update (one possibility)

- (1) normal case: $\text{PC} \leftarrow \text{PC} + \text{instr len}$
- (2) immediate: call/jmp, and *prediction* for cond. jumps
- (3) repeat previous PC for stalls (load/use hazard, halt, ret?)
- (4) correct for misprediction of conditional jump
- (5) correct for missing return address for ret



PC update overview

predict based on instruction length + immediate

override prediction with stalling sometimes

correct when prediction is wrong just before fetching

retrieve corrections from pipeline register outputs for jCC/ret instruction

above is what textbook does

alternative: could instead correct prediction just before setting PC register

retrieve corrections into PC cycle before corrections used

moves logic from beginning-of-fetch to end-of-previous-fetch

I think this is more intuitive, but consistency with textbook is less confusing...

PC update: jmp misprediction

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
jle target (not taken)		F	D	E	M	W				
target: xorq %rax, %rax (mispredicted)		F	D							
andq %rbx, %rcx (mispredicted)		F								
subq %r9, %r10 (instr. after jle)							F			

memory stage of jump → fetch of corrected instr.

PC update: ret

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
ret		F	D	E	M	W				
subq %r9, %r10							F			

writeback stage of ret → fetch of corrected instr.

jump misprediction: bubbles

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
jle target (not taken)		F	D	E	M	W				
target: xorq %rax, %rax (mispredicted)		F	D	—						
inserted nop				E	M	W				
andq %rbx, %rcx (mispredicted)		F	—							
inserted nop			D	E	M	W				
subq %r9, %r10 (instr. after jle)		F	D	E	M	W				

need option: replace instruction with nop (“bubble”)


ret bubbles

	cycle #	0	1	2	3	4	5	6	7	8	9
addq %r8, %r9		F	D	E	M	W					
ret			F	D	E	M	W				
???		F									
inserted nop			D	E	M	W					
???		F									
inserted nop			D	E	M	W					
???		F									
inserted nop			D	E	M	W					
rrmovq %rax, %r8 (return address)			F	D	E	M	W				

need option: replace instruction with nop ("bubble")

fetch/decode logic — bubble or not

no-op value — 0xF



should we send
no-op value ("bubble")?

stalling: bubbles + stall


	cycle #	0	1	2	3	4	5	6	7	8
<code>mrmovq 0(%rax), %rbx</code>		F	D	E	M	W				
<code>subq %rbx, %rcx</code>			F	D	D	E	M	W		
inserted nop				E	M	W				
<code>irmovq \$10, %rbx</code>			F	F	D	E	M	W		

...

need way to keep pipeline register unchanged to repeat a stage
(*and* to replace instruction with a nop)

fetch/decode logic — advance or not

from instr. memory



should we stall?

HCLRS signals

```
register aB {  
    ...  
}
```

HCLRS: every register bank has these MUXes built-in

stall_B: keep **old value** for all registers
register input \leftarrow register output

bubble_B: use **default value** for all registers
register input \leftarrow default value

backup slides

HCLRS signals

```
register aB {  
    ...  
}
```

HCLRS: every register bank has these MUXes built-in

stall_B: keep **old value** for all registers
register input \leftarrow register output

bubble_B: use **default value** for all registers
register input \leftarrow default value

exercise

```
register aB {  
    value : 8 = 0xFF;  
}  
...  
...
```

stall: keep old value
bubble: store default value


time	a_value	B_value	stall_B	bubble_B
0	0x01	0xFF	0	0
1	0x02	???	1	0
2	0x03	???	0	0
3	0x04	???	0	1
4	0x05	???	0	0
5	0x06	???	0	0
6	0x07	???	1	0
7	0x08	???	1	0
8		???		

exercise result

```
register aB {  
    value : 8 = 0xFF;  
}  
...
```

time	a_value	B_value	stall_B	bubble_B
0	0x01	0xFF	0	0
1	0x02	0x01	1	0
2	0x03	0x01	0	0
3	0x04	0x03	0	1
4	0x05	0xFF	0	0
5	0x06	0x05	0	0
6	0x07	0x06	1	0
7	0x08	0x06	1	0
8		0x06		


exercise: squash + stall (1)



stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

exercise: what are the ?s
write down your answers,
then compare with your neighbors


exercise: squash + stall (1)



stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

exercise: squash + stall (2)


time	fetch	decode	execute	memory	writeback
------	-------	--------	---------	--------	-----------



stall (S) = keep old value; normal (N) = use new value

bubble (B) = use default (no-op);


exercise: squash + stall (2)



stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

exercise: what are the ?s
write down your answers,
then compare with your neighbors

exercise: squash + stall (2)



stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

ret stall

time	fetch	decode	execute	memory	writeback
0	call				



1	ret	call		
---	-----	------	--	--

2	wait for ret	ret	call	
---	--------------	-----	------	--

3	wait for ret	nothing	ret	call (store)	
---	--------------	---------	-----	--------------	--

4	wait for ret	nothing	nothing	ret (load)	call
---	--------------	---------	---------	------------	------

5	addq	nothing	nothing	nothing	ret
---	------	---------	---------	---------	-----

stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

ret stall

time	fetch	decode	execute	memory	writeback
0	call				
1	ret	call			
2	wait for ret	ret	call		
3	wait for ret	nothing	ret	call (store)	
4	wait for ret	nothing	nothing	ret (load)	call
5	addq	nothing	nothing	nothing	ret


stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

ret stall

time	fetch	decode	execute	memory	writeback
0	call				
1	ret	call		N	
2	wait for ret	ret	call	N	N
3	wait for ret	nothing	ret	N	call (store)
4	wait for ret	nothing	nothing	ret (load)	call
5	addq	nothing	nothing	nothing	ret


stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

ret stall



stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

ret stall



stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

HCLRS bubble example

```
register fD {  
    icode : 4 = NOP;  
    rA : 4 = REG_NONE;  
    rB : 4 = REG_NONE;  
    ...  
};  
wire need_ret_bubble : 1;  
need_ret_bubble = ( D_icode == RET ||  
                    E_icode == RET ||  
                    M_icode == RET );  
  
bubble_D = ( need_ret_bubble ||  
             ... /* other cases */ );
```

squashing with stall/bubble

time	fetch	decode	execute	memory	writeback
------	-------	--------	---------	--------	-----------

1	subq
---	------

N

2	jne	subq
---	-----	------

N

3	addq [?]	jne	subq (set ZF)
---	----------	-----	---------------

4	rmmovq [?]	addq [?]	jne (use ZF)	subq
---	------------	----------	--------------	------


5	xorq	nothing	nothing	jne (done)	subq
---	------	---------	---------	------------	------

stall (S) = keep old value; normal (N) = use new value

bubble (B) = use default (no-op);

squashing with stall/bubble

time	fetch	decode	execute	memory	writeback
------	-------	--------	---------	--------	-----------




stall (S) = keep old value; normal (N) = use new value

bubble (B) = use default (no-op);

squashing with stall/bubble


time	fetch	decode	execute	memory	writeback
------	-------	--------	---------	--------	-----------



stall (S) = keep old value; normal (N) = use new value

bubble (B) = use default (no-op);

squashing with stall/bubble




stall (S) = keep old value; normal (N) = use new value

bubble (B) = use default (no-op);

squashing with stall/bubble

time	fetch	decode	execute	memory	writeback
------	-------	--------	---------	--------	-----------



squashing HCLRS

```
just_detected_mispredict =
    e_icode == JXX && !branchTaken;
bubble_D = just_detected_mispredict || ...;
bubble_E = just_detected_mispredict || ...;
```

better branch prediction

forward (target > PC) not taken; backward taken

intuition: loops:

LOOP: ...

...

je LOOP

LOOP: ...

jne SKIP_LOOP

...

jmp LOOP

SKIP_LOOP:

predicting ret: extra copy of stack

predicting ret — stack in processor registers

different than real stack/out of room? just slower

baz saved registers
baz return address
bar saved registers
bar return address
foo local variables
foo saved registers
foo return address
foo saved registers

baz return address
bar return address
foo return address

(partial?) stack
in CPU registers

stack in memory

prediction before fetch



real processors can take **multiple cycles** to read instruction memory

predict branches **before reading their opcodes**

how — more extra data structures

tables of recent branches (often many kilobytes)

2004 CPU



Branch Prediction
(approximate)



Image: approx 2004 AMD press image of Opteron die;
approx register/branch prediction location via chip-architect.org (Hans de Vries)

missing pieces

multi-cycle memories

beyond pipelining: out-of-order, multiple issue

missing pieces

multi-cycle memories

beyond pipelining: out-of-order, multiple issue

multi-cycle memories

ideal case for memories: single-cycle

achieved with **caches** (next topic)

fast access to small number of things

typical performance:

90+% of the time: single-cycle

sometimes many cycles (3–400+)

variable speed memories

cycle # 0 1 2 3 4 5 6 7 8

memory is fast: (cache “hit”; recently accessed?)

mrmovq 0(%rbx), %r8	F	D	E	M	W			
mrmovq 0(%rcx), %r9	F	D	E	M	W			
addq %r8, %r9		F	D	D	E	M	W	

memory is slow: (cache “miss”)

mrmovq 0(%rbx), %r8	F	D	E	M	M	M	M	W
mrmovq 0(%rcx), %r9	F	D	E	E	E	E	M	M
addq %r8, %r9		F	D	D	D	D	D	D

missing pieces

multi-cycle memories

beyond pipelining: out-of-order, multiple issue

beyond pipelining: multiple issue

start **more than one instruction/cycle**

multiple parallel pipelines; many-input/output register file

hazard handling much more complex

	<i>cycle #</i>	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r10, %r11		F	D	E	M	W				
xorq %r9, %r11		F	D	E	M	W				
subq %r10, %rbx		F	D	E	M	W				
...										

beyond pipelining: out-of-order

find later instructions to do instead of stalling

lists of available instructions in pipeline registers
take any instruction with available values

provide illusion that work is still done in order

much more complicated hazard handling logic

	cycle #	0	1	2	3	4	5	6	7	8	9	10	11
mrmovq %rbx, %r8		F	D	E	M	M	M	W	C				
subq %r8, %r9			F					D	E	W	C		
addq %r10, %r11				F	D	E	W				C		
xorq %r12, %r13					F	D	E	W				C	

...

stalling/misprediction and latency

hazard handling where pipeline **latency** matters

longer pipeline — larger penalty

part of Intel's Pentium 4 problem (c. 2000)


on release: 50% higher clock rate, **2-3x pipeline stages** of competitors

out-of-order, multiple issue processor


first-generation review quote:

For today's buyer, the Pentium 4 simply doesn't make sense. It's **slower** than the competition in just about every area, it's more expensive, it's using an interface that won't be the flagship


PC update (adding prediction, stall)




PC update (adding prediction, stall)




PC update (rearranged)




PC update (rearranged)



PC update (rearranged)



PC update (rearranged)



rearranged PC update in HCL

```
/* replacing the PC register: */
register fF {
    predictedPC: 64 = 0;
}

/* actual input to instruction memory */
pc = [
    conditionCodesSaidNotTaken : jumpValP;
        /* from later in pipeline */
    ...
    1: F_predictedPC;
];
```

why rearrange PC update?

either works

correct PC at beginning or end of cycle?

still some time in cycle to do so...

maybe easier to think about branch prediction this way?