

bit puzzles (finish) / ISAs + Y86

Changelog

10 September: constructing masks: explicitly mention idea of AND'ing

10 September: fully multibit: clarify what ! and !! does

12 September: fully multibit: ...and correct typo of $\neq 04$ for $= 0$

last time

bitshifts

- logical (0s) and arithmetic (copy sign bit) right shift

- left shift

- relationship to division, rounding

bitwise operations

- array of gates, two bit input, one bit output

- mask: set certain bits to 1/0

complement \sim — flip all bits

today: strategies for harder bit-puzzles, including

- some tricks with two's complement

- using bitwise operations to do things in parallel

(...and then about ISAs)

change to schedule

next week was going to be HCL1 (lab)/HCL 2 (HW)

would likely require rushing lecture somewhat

new assignment on linking + ISA tradeoffs in its place

new = I'm less sure about the amount of work being right
a lot more manual grading

not finalized yet, will be by Tuesday

(I'd like to have me + my TAs have a chance to review)
needed changes — originally planned for later

we'll talk about ISAs+Y86 today + Tuesday

bit-puzzles

assignments: bit manipulation puzzles

solve some problem with bitwise ops

maybe that you could do with normal arithmetic, comparisons, etc.

why?

good for thinking about HW design

good for understanding bitwise ops

unreasonably common interview question type

simple operation performance

typical modern desktop processor:

bitwise and/or/xor, shift, add, subtract, compare — ~ 1 cycle

integer multiply — $\sim 1-3$ cycles

integer divide — $\sim 10-150$ cycles

(smaller/simpler/lower-power processors are different)

simple operation performance

typical modern desktop processor:

bitwise and/or/xor, shift, add, subtract, compare — ~ 1 cycle

integer multiply — $\sim 1-3$ cycles

integer divide — $\sim 10-150$ cycles

(smaller/simpler/lower-power processors are different)

add/subtract/compare are more complicated in hardware!

but *much* more important for **typical applications**

note: ternary operator

```
w = (x ? y : z)
```

```
if (x) { w = y; } else { w = z; }
```


ternary as bitwise: simplifying

$(x ? y : z)$ if (x) return y ; else return z ;

task: turn into non-if/else/etc. operators

assembly: no jumps probably

strategy today: build a solution from simpler subproblems

(1) with x, y, z 1 bit: $(x ? y : 0)$ and $(x ? 0 : z)$

(2) with x, y, z 1 bit: $(x ? y : z)$

(3) with x 1 bit: $(x ? y : z)$

(4) $(x ? y : z)$

one-bit ternary

$(x \ ? \ y \ : \ z)$

constraint: x , y , and z are 0 or 1

now: reimplement in C without if/else/||/etc.
(assembly: no jumps probably)

one-bit ternary

$(x \ ? \ y \ : \ z)$

constraint: x , y , and z are 0 or 1

now: reimplement in C without if/else/||/etc.
(assembly: no jumps probably)

divide-and-conquer:

$(x \ ? \ y \ : \ 0)$

$(x \ ? \ 0 \ : \ z)$

one-bit ternary parts (1)

constraint: x , y , and z are 0 or 1

($x \ ? \ y \ : \ 0$)

one-bit ternary parts (1)

constraint: x , y , and z are 0 or 1

$(x \text{ ? } y : 0)$

	y=0	y=1
x=0	0	0
x=1	0	1

$\rightarrow (x \ \& \ y)$

one-bit ternary parts (2)

$$(x \ ? \ y \ : \ 0) = (x \ \& \ y)$$

one-bit ternary parts (2)

$(x \ ? \ y \ : \ 0) = (x \ \& \ y)$

$(x \ ? \ 0 \ : \ z)$

opposite x: $\sim x$

$((\sim x) \ \& \ z)$

one-bit ternary

constraint: x , y , and z are 0 or 1

$(x \text{ ? } y \text{ : } z)$

$(x \text{ ? } y \text{ : } 0) \mid (x \text{ ? } 0 \text{ : } z)$

$(x \ \& \ y) \mid ((\sim x) \ \& \ z)$

multibit ternary

constraint: x is 0 or 1

old solution $((x \ \& \ y) \ | \ (\sim x) \ \& \ z)$ only gets least sig. bit

$(x \ ? \ y \ : \ z)$

multibit ternary

constraint: x is 0 or 1

old solution $((x \& y) \mid (\sim x) \& z)$ only gets least sig. bit

$(x ? y : z)$

$(x ? y : 0) \mid (x ? 0 : z)$

constructing masks

constraint: x is 0 or 1

$(x \ ? \ y \ : \ 0)$

turn into $y \ \& \ \text{MASK}$, where $\text{MASK} = ???$

“keep certain bits”

constructing masks

constraint: x is 0 or 1

$(x \ ? \ y \ : \ 0)$

turn into $y \ \& \ \text{MASK}$, where $\text{MASK} = ???$
“keep certain bits”

if $x = 1$: want 1111111111...1 (keep y)

if $x = 0$: want 0000000000...0 (want 0)

constructing masks

constraint: x is 0 or 1

$(x \ ? \ y \ : \ 0)$

turn into $y \ \& \ \text{MASK}$, where $\text{MASK} = ???$
“keep certain bits”

if $x = 1$: want 1111111111...1 (keep y)

if $x = 0$: want 0000000000...0 (want 0)

a trick: $-x$ (-1 is 1111...1)

constructing other masks

constraint: x is 0 or 1

$(x \ ? \ 0 \ : \ z)$

if $x = \cancel{0}$: want 1111111111...1

if $x = \cancel{1}$: want 0000000000...0

mask: $\cancel{>x}$

constructing other masks

constraint: x is 0 or 1

$(x ? 0 : z)$

if $x = \cancel{1} 0$: want 1111111111...1

if $x = \cancel{0} 1$: want 0000000000...0

mask: $\cancel{x} - (x \wedge 1)$

multibit ternary

constraint: x is 0 or 1

old solution $((x \ \& \ y) \ | \ (\sim x) \ \& \ z)$ only gets least sig. bit

$(x \ ? \ y \ : \ z)$

$(x \ ? \ y \ : \ 0) \ | \ (x \ ? \ 0 \ : \ z)$

$((-x) \ \& \ y) \ | \ ((-(x \ ^ \ 1)) \ \& \ z)$

fully multibit

~~constraint: x is 0 or 1~~

($x \ ? \ y \ : \ z$)

fully multibit

~~constraint: x is 0 or 1~~

$(x \ ? \ y \ : \ z)$

easy C way: $!x = 1$ (if $x = 0$) or 0, $!(!x) = 0$ or 1

x86 assembly: `testq %rax, %rax` then `sete/setne`
(copy from ZF)

fully multibit

~~constraint: x is 0 or 1~~

$(x ? y : z)$

easy C way: $!x = 1$ (if $x = 0$) or 0, $!(!x) = 0$ or 1

x86 assembly: `testq %rax, %rax` then `sete/setne`
(copy from ZF)

$(x ? y : 0) \mid (x ? 0 : z)$

$((-!!x) \& y) \mid ((-!x) \& z)$

problem: any-bit

is any bit of x set?

goal: turn 0 into 0, not zero into 1

easy C solution: `!(!(x))`

another solution if you have `-` or `+` (bang in lab)

what if we don't have `!` or `-` or `+`

problem: any-bit

is any bit of x set?

goal: turn 0 into 0, not zero into 1

easy C solution: $!(!(x))$

another solution if you have $-$ or $+$ (bang in lab)

what if we don't have $!$ or $-$ or $+$

how do we solve is x is, say, four bits?

problem: any-bit

is any bit of x set?

goal: turn 0 into 0, not zero into 1

easy C solution: `!(!(x))`

another solution if you have `-` or `+` (bang in lab)

what if we don't have `!` or `-` or `+`

how do we solve is x is, say, four bits?

```
((x & 1) | ((x >> 1) & 1) | ((x >> 2) & 1) | ((x >> 3) & 1))
```

wasted work (1)

$((x \& 1) \mid ((x \gg 1) \& 1) \mid ((x \gg 2) \& 1) \mid ((x \gg 3) \& 1))$

in general: $(x \& 1) \mid (y \& 1) == (x \mid y) \& 1$

distributive property

wasted work (1)

$((x \& 1) \mid ((x \gg 1) \& 1) \mid ((x \gg 2) \& 1) \mid ((x \gg 3) \& 1))$

in general: $(x \& 1) \mid (y \& 1) == (x \mid y) \& 1$

distributive property


$(x \mid (x \gg 1) \mid (x \gg 2) \mid (x \gg 3)) \& 1$

wasted work (2)

4-bit any set: $(x \mid (x \gg 1) \mid (x \gg 2) \mid (x \gg 3)) \& 1$

performing 3 bitwise ors

...each bitwise or does 4 OR operations




wasted work (2)

4-bit any set: $(x \mid (x \gg 1) \mid (x \gg 2) \mid (x \gg 3)) \& 1$


performing 3 bitwise ors

...each bitwise or does 4 OR operations

but only result of one of the 4!




any-bit: looking at wasted work




$$y = (x \mid x \gg 1)$$

any-bit: looking at wasted work



$$(0|x_3) \quad (x_3|x_2) \quad (x_2|x_1) \quad (x_1|x_0) \quad y = (x | x \gg 1)$$

any-bit: looking at wasted work



$$(0|x_3) \quad (x_3|x_2) \quad (x_2|x_1) \quad (x_1|x_0) \quad y = (x | x \gg 1)$$

final value wanted: $x_3|x_2|x_1|x_0$


previously:

compute $x | (x \gg 1)$ for $x_1|x_0$;


$(x \gg 2) | (x \gg 3)$ for $x_3|x_2$

observation: got both parts with just $x | (x \gg 1)$

any-bit: divide and conquer




any-bit: divide and conquer



four-bit input $x = x_3x_2x_1x_0$

$$x \mid (x \gg 1) = (x_3|0)(x_2|x_3)(x_1|x_2)(x_0|x_1) = y_1y_2y_3y_4$$

any-bit: divide and conquer




four-bit input $x = x_3x_2x_1x_0$

$$x \mid (x \gg 1) = (x_3|0)(x_2|x_3)(x_1|x_2)(x_0|x_1) = y_1y_2y_3y_4$$

$$y \mid (y \gg 2) = (y_1|0)(y_2|0)(y_3|y_1)(y_4|y_2) = z_1z_2z_3z_4$$

$$z_4 = (y_4|y_2) = ((x_2|x_3)|(x_0|x_1)) = x_0|x_1|x_2|x_3 \text{ "is any bit set?"}$$

any-bit: divide and conquer



four-bit input $x = x_3x_2x_1x_0$


$$x \mid (x \gg 1) = (x_3|0)(x_2|x_3)(x_1|x_2)(x_0|x_1) = y_1y_2y_3y_4$$

$$y \mid (y \gg 2) = (y_1|0)(y_2|0)(y_3|y_1)(y_4|y_2) = z_1z_2z_3z_4$$

$$z_4 = (y_4|y_2) = ((x_2|x_3)|(x_0|x_1)) = x_0|x_1|x_2|x_3 \text{ "is any bit set?"}$$

```
unsigned int any_of_four(unsigned int x) {  
    int part_bits = (x >> 1) | x;  
    return ((part_bits >> 2) | part_bits) & 1;  
}
```

any-bit: divide and conquer



any-bit-set: 32 bits

```
unsigned int any(unsigned int x) {  
    x = (x >> 1) | x;  
    x = (x >> 2) | x;  
    x = (x >> 4) | x;  
    x = (x >> 8) | x;  
    x = (x >> 16) | x;  
    return x & 1;  
}
```

bitwise strategies

use paper, find subproblems, etc.

mask and shift

```
(x & 0xF0) >> 4
```

factor/distribute

```
(x & 1) | (y & 1) == (x | y) & 1
```

divide and conquer

common subexpression elimination

```
return ((-!!x) & y) | ((-!x) & z)
```

becomes

```
d = !x; return ((-!d) & y) | ((-d) & z)
```

exercise

Which of these will swap last and second-to-last bit of an unsigned int x ? (bits $uvwxyz$ become $uvwxzy$)

```
/* version A */  
return ((x >> 1) & 1) | (x & (~1));
```

```
/* version B */  
return ((x >> 1) & 1) | ((x << 1) & (~2)) | (x & (~3));
```

```
/* version C */  
return (x & (~3)) | ((x & 1) << 1) | ((x >> 1) & 1);
```

```
/* version D */  
return (((x & 1) << 1) | ((x & 3) >> 1)) ^ x;
```

version A

```
/* version A */
return ((x >> 1) & 1) | (x & (~1));
//      ^^^^^^^^^^^^^^^^^
//      uvwxyz --> 0uvwxyz -> 00000y

//                                     ^^^^^^^^^
//      uvwxyz --> uvwxy0

//      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
//      00000y | uvwxy0 = uvxyy
```

version B

```
/* version B */
return ((x >> 1) & 1) | ((x << 1) & (~2)) | (x & (~3));
//      ^^^^^^^^^^^^^^^^^
//      uvwxyz --> 0uvwxyz --> 00000y

//      ^^^^^^^^^^^^^^^^^
//      uvwxyz --> vwxyz0 --> vwxy00

//      ^^^^^^^^^
//      uvwxyz -->          uvwx00
```

version C

```
/* version C */
return (x & (~3)) | ((x & 1) << 1) | ((x >> 1) & 1);
//      ^^^^^^^^^^^^^
//      uvwxyz -->          uvwx00

//              ^^^^^^^^^^^^^^^^^
//      uvwxyz --> 00000z --> 0000z0

//                                  ^^^^^^^^^^^^^^^^^
//      uvwxyz --> 0uvwxyz --> 00000y
```


version D

```
/* version D */
return (((x & 1) << 1) | ((x & 3) >> 1)) ^ x;
//      ^^^^^^^^^^^^^^^^^^^^^
//      uvwxyz --> 00000z --> 0000z0

//      ^^^^^^^^^^^^^^^^^^^^^
//      uvwxyz --> 0000yz --> 00000y

//      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
//      0000zy ^ uvwxyz --> uvwx(z XOR y)(y XOR z)
```

expanded code

```
int lastBit = x & 1;
int secondToLastBit = x & 2;
int rest = x & ~3;
int lastBitInPlace = lastBit << 1;
int secondToLastBitInPlace = secondToLastBit >> 1;
return rest | lastBitInPlace | secondToLastBitInPlace;
```

ISAs being manufactured today

(ISA = instruction set architecture)

x86 — dominant in desktops, servers

ARM — dominant in mobile devices

POWER — Wii U, IBM supercomputers and some servers

MIPS — common in consumer wifi access points

SPARC — some Oracle servers, Fujitsu supercomputers

z/Architecture — IBM mainframes

Z80 — TI calculators

SHARC — some digital signal processors

RISC V — some embedded

...

microarchitecture v. instruction set

microarchitecture — **design of the hardware**

“generations” of Intel’s x86 chips

different microarchitectures for very low-power versus laptop/desktop
changes in performance/efficiency

instruction set — **interface visible by software**

what matters for **software compatibility**

many ways to implement (but some might be easier)

exercise

which of the following changes to a processor are *instruction set* changes?

- A. increasing the number of registers available in assembly
- B. decreasing the runtime of the add instruction
- C. making the machine code for add instructions shorter
- D. removing a multiply instruction
- E. allowing the add instruction to have two memory operands (instead of two register operands))

instruction set architecture goals

exercise: what are some goals to have when designing an *instruction set*?

ISA variation

instruction set	instr. length	# normal registers	<i>approx.</i> # instrs.
x86-64	1–15 byte	16	1500
Y86-64	1–10 byte	15	18
ARMv7	4 byte*	16	400
POWER8	4 byte	32	1400
MIPS32	4 byte	31	200
Itanium	41 bits*	128	300
Z80	1–4 byte	7	40
VAX	1–14 byte	8	150
z/Architecture	2–6 byte	16	1000
RISC V	4 byte*	31	500*

other choices: condition codes?

instead of:

```
cmpq %r11, %r12  
je somewhere
```

could do:

```
/* _B_ranch if _EQ_ual */  
beq %r11, %r12, somewhere
```


other choices: addressing modes

ways of specifying **operands**. examples:

x86-64: `10(%r11,%r12,4)`

ARM: `%r11 << 3` (shift register value by constant)

VAX: `((%r11))` (register value is pointer to pointer)

other choices: number of operands

add src1, src2, dest
ARM, POWER, MIPS, SPARC, ...

add src2, src1=dest
x86, AVR, Z80, ...

VAX: both

CISC and RISC

RISC — Reduced Instruction Set Computer

reduced from what?

CISC and RISC

RISC — Reduced Instruction Set Computer

reduced from what?

CISC — Complex Instruction Set Computer

some VAX instructions

`MATCHC` *haystackPtr, haystackLen, needlePtr, needleLen*

Find the position of the string in needle within haystack.

`POLY` *x, coefficientsLen, coefficientsPtr*

Evaluate the polynomial whose coefficients are pointed to by *coefficientPtr* at the value *x*.

`EDITPC` *sourceLen, sourcePtr, patternLen, patternPtr*

Edit the string pointed to by *sourcePtr* using the pattern string specified by *patternPtr*.

microcode

```
MATCHC haystackPtr, haystackLen, needlePtr, needleLen
```

Find the position of the string in needle within haystack.

loop in hardware???

typically: lookup sequence of **microinstructions** (“microcode”)

secret simpler instruction set

Why RISC?

complex instructions were usually not faster

(even though programs with simple instructions were bigger)

complex instructions were harder to implement

compilers were replacing hand-written assembly

correct assumption: almost no one will write assembly anymore

incorrect assumption: okay to recompile frequently

typical RISC ISA properties

fewer, simpler instructions

seperate instructions to access memory

fixed-length instructions

more registers

no “loops” within single instructions

no instructions with two memory operands

few addressing modes

ISAs: who does the work?

CISC-like (harder to make hardware, easier to use assembly)

choose instructions with particular assembly language in mind?

hardware designer provides operations compiler wants

RISC-like (easier to make hardware, harder to use assembly)

choose instructions with particular HW implementation in mind?

hardware designer exposes what it can do efficiently to compiler

ISAs: who does the work?

CISC-like (harder to make hardware, easier to use assembly)

choose instructions with **particular assembly language** in mind?

hardware designer provides operations compiler wants

RISC-like (easier to make hardware, harder to use assembly)

choose instructions with **particular HW implementation** in mind?

hardware designer exposes what it can do efficiently to compiler

ISAs: who does the work?

CISC-like

less work for assembly-writers

more work for hardware

choose assembly, design instructions?

harder to build/test CPU

design new instrs for target apps?

RISC-like

more work for assembly-writers

less work for hardware


design for particular kind of HW?

easier to build/test CPU


spend more time optimizing HW?

backup slides


registers




updates every **clock cycle**




state in Y86-64




state in Y86-64




state in Y86-64





state in Y86-64






state in Y86-64







memories




memories





memories






register file




register file





register file




register file



write register #15: write is ignored
read register #15: value is always 0



ALUs



Operations needed:
add — **addq**, addresses
sub — **subq**
xor — **xorq**
and — **andq**
more?

instruction memory in HCL

built-in component

always present, with predefined wires

input wire (address): `pc`

64-bit value — address to read from

output wire (data): `i10bytes`

80-bits (size of largest instruction)

little-endian number

generally, can lookup these names on HCLRS README (course website)

other choices: instruction complexity

instructions that write multiple values?

x86-64: push, pop, movsb, ...

more?