

Y86-64

# last time

bitwise puzzle strategies

- divide-and-conquer

- using bitwise operations to compute multiple things at a time

instruction set architecture versus microarchitecture

- instruction set: interface between hardware and software

- what machine code means...

started: idea of RISC (reduced instruction set architecture) v CISC

- “classic” CISC: designed for assembly programmers, sometimes with instructions requiring many steps in hardware

# Why RISC?

complex instructions were usually not faster

(even though programs with simple instructions were bigger)

complex instructions were harder to implement

compilers were replacing hand-written assembly

correct assumption: almost no one will write assembly anymore

incorrect assumption: okay to recompile frequently

# ISAs: who does the work?

CISC-like (harder to make hardware, easier to use assembly)

choose instructions with particular assembly language in mind?  
hardware designer provides operations assembly-writers wants

let the hardware worry about optimizing it?

RISC-like (easier to make hardware, harder to use assembly)

choose instructions with particular HW implementation in mind?  
hardware designer exposes things it can do efficiently to assembly-writers

building blocks for compiler to make efficient programs?

note: *general* differences — no firm RISC v. CISC line

# ISAs: who does the work?

CISC-like (harder to make hardware, easier to use assembly)

choose instructions with **particular assembly language** in mind?

hardware designer provides operations assembly-writers wants

let the hardware worry about optimizing it?

RISC-like (easier to make hardware, harder to use assembly)

choose instructions with **particular HW implementation** in mind?

hardware designer exposes things it can do efficiently to assembly-writers

building blocks for compiler to make efficient programs?

note: *general* differences — no firm RISC v. CISC line

# ISAs: who does the work?

CISC-like (harder to make hardware, easier to use assembly)

choose instructions with particular assembly language in mind?

hardware designer provides **operations assembly-writers** wants

let the hardware worry about optimizing it?

RISC-like (easier to make hardware, harder to use assembly)

choose instructions with particular HW implementation in mind?

hardware designer exposes **things it can do efficiently** to assembly-writers

building blocks for compiler to make efficient programs?

note: *general* differences — no firm RISC v. CISC line

# typical RISC ISA properties

fewer, simpler instructions

seperate instructions to access memory

fixed-length instructions

more registers

no “loops” within single instructions

no instructions with two memory operands

few addressing modes

## is CISC the winner?

well, can't get rid of x86 features  
backwards compatibility matters

more application-specific instructions

but...compilers tend to use more RISC-like subset of instructions

modern x86: often convert to RISC-like "microinstructions"  
sounds really expensive, but ...  
lots of instruction preprocessing used in 'fast' CPU designs  
(even for RISC ISAs)



# Y86-64 instruction set

based on x86

omits most of the 1000+ instructions

leaves

addq	jmp	pushq
subq	jCC	popq
andq	cmovCC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

# Y86-64 instruction set

based on x86


omits most of the 1000+ instructions

leaves


addq	jmp	pushq
subq	jCC	popq
andq	cmovCC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

## Y86-64: `movq`




# Y86-64: movq



irmovq	<del>immovq</del>	<del>imovq</del>
rrmovq	rmmovq	<del>rimovq</del>
rrmovq	<del>mmmovq</del>	<del>mimovq</del>

# Y86-64: movq



irmovq    ~~immovq~~  
rrmovq    rmmovq  
mrmovq    ~~mmmovq~~

# Y86-64 instruction set

based on x86

omits most of the 1000+ instructions

leaves

addq	jmp	pushq
subq	jCC	popq
andq	cmovCC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

# cmovCC

## conditional move

exist on x86-64 (but you probably didn't see them)

x86-64: register-to-register only

instead of:

```
    jle skip_move
    rrmovq %rax, %rbx
skip_move:
    // ...
```

can do:

```
    cmovg %rax, %rbx
```

# halt

(x86-64 instruction called `hlt`)

x86-64 instruction `hlt`

stops the processor

otherwise — something's in memory “after” program!

real processors: reserved for OS



## Y86-64: specifying addresses

Valid: `rmmovq %r11, 10(%r12)`

# Y86-64: specifying addresses

Valid: `rmmovq %r11, 10(%r12)`

~~Invalid: `rmmovq %r11, 10(%r12,%r13)`~~

~~Invalid: `rmmovq %r11, 10(,%r12,4)`~~

~~Invalid: `rmmovq %r11, 10(%r12,%r13,4)`~~

# Y86-64: accessing memory: exercise

$r12 \leftarrow \text{memory}[10 + r11] + r12$

**Invalid:** ~~`addq 10(%r11), %r12`~~

How to simulate *assuming overwriting %r11 is okay?*

- A.** `rmmovq %r11, 10(%r11)`  
`addq %r11, %r12`
- B.** `addq %r12, %r11`  
`mrmovq 10(%r11), %r11`
- C.** `mrmovq 10(%r11), %r11`  
`addq %r11, %r12`  
`rmmovq %r12, 10(%r11)`
- D.** `mrmovq 10(%r11), %r11`  
`addq %r11, %r12`

# Y86-64: accessing memory (1)

$r12 \leftarrow \text{memory}[10 + r11] + r12$

Invalid: ~~addq 10(%r11), %r12~~

# Y86-64: accessing memory (1)

$r12 \leftarrow \text{memory}[10 + r11] + r12$

**Invalid:** ~~`addq 10(%r11), %r12`~~

Instead:

```
mrmovq 10(%r11), %r11  
/* overwrites %r11 */
```

```
addq %r11, %r12
```

# Y86-64 constants (1)

```
irmovq $100, %r11
```

only instruction with non-address constant operand

## Y86-64 constants (2)

$r12 \leftarrow r12 + 1$

Invalid: ~~addq \$1, %r12~~

## Y86-64 constants (2)

$r12 \leftarrow r12 + 1$

Invalid: ~~addq \$1, %r12~~

Instead, need an extra register:

```
irmovq $1, %r11  
addq %r11, %r12
```



# Y86-64: operand uniqueness

only one kind of value for each operand

instruction name tells you the kind

(why `movq` was 'split' into four names)

# push/pop

pushq %rbx


$\%rsp \leftarrow \%rsp - 8$

$\text{memory}[\%rsp] \leftarrow \%rbx$

popq %rbx

$\%rbx \leftarrow \text{memory}[\%rsp]$

$\%rsp \leftarrow \%rsp + 8$




# call/ret

## call LABEL

push PC (next instruction address) on stack  
jmp to LABEL address

## ret

pop address from stack  
jmp to that address



# Y86-64 state

`%rXX` — 15 registers

`%r15` missing

smaller parts of registers missing

ZF (zero), SF (sign), ~~OF (overflow)~~

book has OF, we'll not use it

no `cmp`, use `sub`, etc. instead

~~CF (carry)~~ missing

Stat — processor status — halted?

PC — program counter (AKA instruction pointer)

main memory

# Y86-64 state

%rXX — 15 registers

    %r15 missing

    smaller parts of registers missing

ZF (zero), SF (sign), OF (overflow)

    book has OF, we'll not use it

    no cmp, use sub, etc. instead

    CF (carry) missing

Stat — processor status — halted?

PC — program counter (AKA instruction pointer)

main memory

# Y86-64 state

`%rXX` — 15 registers

`%r15` missing

smaller parts of registers missing

ZF (zero), SF (sign), OF (overflow)

book has OF, we'll not use it

no `cmp`, use `sub`, etc. instead

CF (carry) missing

Stat — processor status — halted?

PC — program counter (AKA instruction pointer)

main memory

# typical RISC ISA properties

fewer, simpler instructions

seperate instructions to access memory

fixed-length instructions

more registers

no “loops” within single instructions

no instructions with two memory operands

few addressing modes

# Y86-64 instruction formats

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC <i>rA</i> , <i>rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V</i> , <i>rB</i>	3	0	F	<i>rB</i>	<i>V</i>					
rmmovq <i>rA</i> , <i>D(rB)</i>	4	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
mrmovq <i>D(rB)</i> , <i>rA</i>	5	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
OPq <i>rA</i> , <i>rB</i>	6	fn	<i>rA</i>	<i>rB</i>						
jCC <i>Dest</i>	7	cc	<i>Dest</i>							
call <i>Dest</i>	8	0	<i>Dest</i>							
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						



# Secondary opcodes: `cmovcc/jcc`

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
<code>rrmovq/cmovCC rA, rB</code>	2	cc	rA	rB						
<code>irmovq V, rB</code>	3	0	F	rB						
<code>rmmovq rA, D(rB)</code>	4	0	rA	rB						
<code>rrmovq D(rB), rA</code>	5	0	rA	rB						
<code>OPq rA, rB</code>	6	fn	rA	rB						
<code>jCC Dest</code>	7	cc								
<code>call Dest</code>	8	0								
ret	9	0								
<code>pushq rA</code>	A	0	rA	F						
<code>popq rA</code>	B	0	rA	F						

0	<i>always</i> ( <code>jmp/rrmovq</code> )
1	<code>le</code>
2	<code>l</code>
3	<code>e</code>
4	<code>ne</code>
5	<code>ge</code>
6	<code>g</code>

# Secondary opcodes: $OPq$

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rmmovq/cmovCC $rA, rB$	2	cc	$rA$	$rB$						
irmovq $V, rB$	3	0	F	$rB$			$V$			
rmmovq $rA, D(rB)$	4	0	$rA$	$rB$			$D$			
mrmovq $D(rB), rA$	5	0	$rA$	$rB$			$D$			
$OPq$ $rA, rB$	6	fn	$rA$	$rB$						
jCC $Dest$	7	cc								
call $Dest$	8	0					$Dest$			
ret	9	0								
pushq $rA$	A	0	$rA$	F						
popq $rA$	B	0	$rA$	F						

0	add
1	sub
2	and
3	xor

# Registers: $rA$ , $rB$

byte:	0	1	2
halt	0	0	
nop	1	0	
rmmovq/cmovCC $rA$ , $rB$	2	cc	$rA$ $rB$
irmovq $V$ , $rB$	3	0	F $rB$
rmmovq $rA$ , $D(rB)$	4	0	$rA$ $rB$
mrmovq $D(rB)$ , $rA$	5	0	$rA$ $rB$
OPq $rA$ , $rB$	6	ff	$rA$ $rB$
jCC Dest	7	cc	
call Dest	8	0	
ret	9	0	
pushq $rA$	A	0	$rA$ F
popq $rA$	B	0	$rA$ F

0	%rax	8	%r8
1	%rcx	9	%r9
2	%rdx	A	%r10
3	%rbx	B	%r11
4	%rsp	C	%r12
5	%rbp	D	%r13
6	%rsi	E	%r14
7	%rdi	F	none

# Immediates: *V, D, Dest*

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rmmovq/cmovCC <i>rA, rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V, rB</i>	3	0	F	<i>rB</i>	<i>V</i>					
rmmovq <i>rA, D(rB)</i>	4	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
mrmmovq <i>D(rB), rA</i>	5	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
<i>OPq rA, rB</i>	6	<i>fn</i>	<i>rA</i>	<i>rB</i>						
<i>jCC Dest</i>	7	cc	<i>Dest</i>							
call <i>Dest</i>	8	0	<i>Dest</i>							
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						

# Immediates: $V$ , $D$ , $Dest$

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC $rA$ , $rB$	2	cc	$rA$	$rB$						
irmovq $V$ , $rB$	3	0	F	$rB$	$V$					
rmmovq $rA$ , $D(rB)$	4	0	$rA$	$rB$	$D$					
mrmovq $D(rB)$ , $rA$	5	0	$rA$	$rB$	$D$					
OPq $rA$ , $rB$	6	fn	$rA$	$rB$						
jCC $Dest$	7	cc	$Dest$							
call $Dest$	8	0	$Dest$							
ret	9	0								
pushq $rA$	A	0	$rA$	F						
popq $rA$	B	0	$rA$	F						

## using YAS

download HCLRS (we'll use it later)

extract the archive

run make

## example.js

example.js:

```
irmovq $100, %rax
```

```
irmovq $1, %rcx
```

```
irmovq $10, %rdx
```

loop:

```
subq %rdx, %rax
```

```
subq %rcx, %rdx
```

```
jg loop
```

```
halt
```

## example.yo

```
run tools/yas example.yo
```

```
example.yo:
```

0x000:	30f064000000000000000000		irmovq \$100, %rax
0x00a:	30f101000000000000000000		irmovq \$1, %rcx
0x014:	30f20a000000000000000000		irmovq \$10, %rdx
0x01e:			loop:
0x01e:	6120		subq %rdx, %rax
0x020:	6112		subq %rcx, %rdx
0x022:	761e00000000000000000000		jg loop
0x02b:	00		halt



# Y86-64 encoding (1)

```
long addOne(long x) {  
    return x + 1;  
}
```

```
x86-64:  
movq %rdi, %rax  
addq $1, %rax  
ret
```

Y86-64 translation?

A

```
rrmovq %rdi, %rax  
addq $1, %rax  
ret
```

B

```
rrmovq %rdi, %rax  
irmovq $1, %rax  
addq %rax, %rdi  
ret
```

C

```
irmovq $1, %rax  
addq %rdi, %rax  
ret
```

D

```
rrmovq %rdi, %rax  
irmovq $1, %rdi  
addq %rdi, %rax  
ret
```

# Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax
```

```
addq %rdi, %rax
```

```
ret
```

---

★ 

3	0	F	%rax	01 00 00 00 00 00 00 00
---	---	---	------	-------------------------

---

# Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax
```

```
addq %rdi, %rax
```

```
ret
```

---

★ 

3	0	F	0	01 00 00 00 00 00 00 00
---	---	---	---	-------------------------

---


# Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax
```

```
addq %rdi, %rax
```

```
ret
```




# Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax
```

```
addq %rdi, %rax
```

```
ret
```




# Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax
```

```
addq %rdi, %rax
```


```
ret
```



# Y86-64 encoding (2)

addOne:

```
irmovq    $1,    %rax  
addq      %rdi,  %rax  
ret
```



30 F0 01 00 00 00 00 00 00 00 60 70 90

## Y86-64 encoding (3)

doubleTillNegative:

*/\* suppose at address 0x123 \*/*

addq %rax, %rax

jge doubleTillNegative

---

6 add %rax %rax



## Y86-64 encoding (3)

doubleTillNegative:

*/\* suppose at address 0x123 \*/*

addq %rax, %rax

jge doubleTillNegative

---

★ 6 add %rax %rax

## Y86-64 encoding (3)

doubleTillNegative:

*/\* suppose at address 0x123 \*/*

addq %rax, %rax

jge doubleTillNegative

---

★ 6 0 0 0


# Y86-64 encoding (3)

doubleTillNegative:

*/\* suppose at address 0x123 \*/*

addq %rax, %rax

jge doubleTillNegative




# Y86-64 encoding (3)

doubleTillNegative:

*/\* suppose at address 0x123 \*/*

addq %rax, %rax

jge doubleTillNegative




# Y86-64 encoding (3)

doubleTillNegative:

*/\* suppose at address 0x123 \*/*

addq %rax, %rax

jge doubleTillNegative



# Y86-64 decoding

```
20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00
```

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

# Y86-64 decoding

```
20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00
```

exercise: types of first three instructions?

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

# Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00  
20 12 20 01 70 68 00 00 00 00 00 00 00

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						



# Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00  
20 12 20 01 70 68 00 00 00 00 00 00 00

rrmovq %rcx, %rax


- ▶ 0 as cc: always
- ▶ 1 as reg: %rcx
- ▶ 0 as reg: %rax

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

# Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00  
20 12 20 01 70 68 00 00 00 00 00 00 00

rrmovq %rcx, %rax  
addq %rdx, %rax  
subq %rbx, %rdi  
▶ 0 as fn: add  
▶ 1 as fn: sub



# Y86-64 decoding

```
20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00
```

```
rrmovq %rcx, %rax
addq   %rdx, %rax
subq   %rbx, %rdi
```

```
jl     0x84
```

▶ 2 as cc: <sup>l</sup> (less than)

▶ hex 84 00... as little endian *Dest*:  
0x84

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmouvCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rrmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

# Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00  
20 12 20 01 70 68 00 00 00 00 00 00 00

rrmovq %rcx, %rax  
addq %rdx, %rax  
subq %rbx, %rdi  
jl 0x84  
rrmovq %rcx, %rdx  
rrmovq %rax, %rcx  
jmp 0x68

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

# Back up slides

# ISAs: who does the work?

CISC-like

less work for assembly-writers

more work for hardware

choose assembly, design instructions?

harder to build/test CPU

design new instrs for target apps?

RISC-like

more work for assembly-writers

less work for hardware

design for particular kind of HW?

easier to build/test CPU

spend more time optimizing HW?