

single-cycle (finish) / pipelining 0

Changelog

29 September 2020: rephrase questions on stage walkthrough slides

29 September 2020: make stage walkthrough partial circuits more complete

last time

data memory operation

accesses same data as instruction memory

write at end of cycle if write enable signal set

single-cycle CPU timing

conceptual division into stages

non-writing components compute/read as they get inputs

writing components act at rising edge of clock

building processors with MUXes

(1) figure out what needs to happen for each instruction

(2) place MUXes to make decision based on type of instruction

some linking/ISAHW notes (1)

JMP instruction, etc.: takes an address

relocations fill in that *address*

- not the machine code at that address

- needs adjustment when combining object files into executable

relocations generally don't change machine code size

some linking/ISAHW notes (2)

```
movq 0x1234(%rax,%rbx,8), %rcx ...
```

reads from memory at address $RAX + RBX \times 8 + 0x1234$

common error: missing memory access?

common error: addition + multiplication not before memory access

some linking/ISAHW notes (3)

```
mov %X, %Y  
add %A, %Y  
mov %Y, %X  
add %B, %X  
mov %C, %Y
```

```
add %A, %X  
add %B, %X  
mov %C, %Y
```

SEQ: instruction fetch

read instruction memory at PC

split into separate wires:

`icode:ifun` — opcode


`rA, rB` — register numbers

`valC` — call target or mov displacement

compute next instruction address:

`valP` — $PC + (\text{instr length})$

instruction fetch



register file

srcA	R[srcA]
srcB	R[srcB]
dstM	
dstE	
	next R[dstM]
	next R[dstE]


Data in
Data out
Addr in

SEQ: instruction “decode”


read registers

valA, valB — register values

instruction decode (1)




instruction decode (1)



exercise: for which instructions would there be a problem ?
nop, addq, mrmovq, rmmovq, jmp, pushq

instruction decode (1)



SEQ: srcA, srcB

always read rA, rB?

Problems:

push rA

pop

call


ret

book: extra signals: srcA, srcB — computed input register

MUX controlled by icode


SEQ: possible registers to read

instruction	srcA	srcB
halt, nop, jCC, irmovq	none	none
cmoveCC, rrmovq	rA	none
mrmmovq	none	rB
rmmovq, OPq	rA	rB
call, ret	none?	%rsp
pushq, popq	rA	%rsp




SEQ: possible registers to read

instruction	srcA	srcB
halt, nop, jCC, irmovq	none	none
cmoveCC, rrmovq	rA	none
mrmmovq	none	rB
rmmovq, OPq	rA	rB
call, ret	none?	%rsp
pushq, popq	rA	%rsp



instruction decode (2)



SEQ: execute

perform ALU operation (add, sub, xor, and)


valE — ALU output

read prior condition codes


Cnd — condition codes based on ifun (instruction type for jCC/cmovCC)

write new condition codes


using condition codes: cmove



execute (1)



execute (1)




exercise: which of these instructions would there be a problem ?
nop, addq, mrmovq, popq, call,

SEQ: ALU operations?

ALU inputs always valA, valB (register values)?

no, inputs from instruction: (Displacement + rB)

`mrmovq`
`rmmovq`




no, constants: (rsp +/- 8)

`pushq`
`popq`
`call`
`ret`

extra signals: aluA, aluB

computed ALU input values

execute (2)




SEQ: Memory


read or write data memory

valM — value read from memory (if any)

memory (1)



memory (1)



exercise: which of these instructions would there be a problem ?
nop, rmmovq, mrmovq, popq, call,

SEQ: control signals for memory

read/write — **read enable?** **write enable?**

Addr — address

mostly ALU output


special cases (need extra MUX): **popq, ret**

Data — value to write

mostly valA

special cases (need extra MUX): **call**


memory (2)




SEQ: write back

write registers


write back (1)



write back (1)



write back (1)




exercise: which of these instructions would there be a problem ?
nop, irmovq, mrmovq, rmovq, addq, popq

SEQ: control signals for WB


two write inputs — two needed by popq
valM (memory output), valE (ALU output)

two register numbers
dstM, dstE


write disable — use dummy register number 0xF



write back (2a)



write back (2b)




SEQ: Update PC

choose value for PC next cycle (input to PC register)


usually valP (following instruction)

exceptions: `call`, `jCC`, `ret`

PC update




circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select when running addq %r8, %r9?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select when running `addq %r8, %r9?`


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select when running `addq %r8, %r9?`


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **rmmovq**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **rmmovq**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **irmovq**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **mrmovq**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **jle**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **cmove**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **ret**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **popq**?


circuit: setting MUXes





MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **call**?


Human pipeline: laundry




Human pipeline: laundry



Waste (1)



Waste (1)




Waste (2)

	11:00	12:00	13:00	14:00	
Washer	whites	colors	sheets		
Dryer		whites	colors	sheets	
Folding Table			whites	colors	sheets


Latency — Time for One




Latency — Time for One




Latency — Time for One



Throughput — Rate of Many




Throughput — Rate of Many



$$\frac{1 \text{ load}}{0.83\text{h}} = 1.2 \text{ loads/h}$$

Throughput — Rate of Many



$$\frac{1 \text{ load}}{0.83\text{h}} = 1.2 \text{ loads/h}$$