

pipelining 3: branch prediction / implementing  
stalling+forwarding

## last time

hazard — pipeline doesn't work as is

data hazard — hazard because wrong version of data  
pipelining changed order of reads+writes (e.g. of registers)

stalling to resolve hazard

stall — insert nop instead of advancing instruction

forwarding to resolve data hazards

observation: value may be computed by not stored yet

## exercise: forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r8, %r10		F	D	E	M	W				
xorq %r8, %r9		F	D	E	M	W				
andq %r9, %r8		F	D	E	M	W				

in subq, %r8 is \_\_\_\_\_ addq.

in xorq, %r9 is \_\_\_\_\_ addq.

in andq, %r9 is \_\_\_\_\_ addq.

in andq, %r9 is \_\_\_\_\_ xorq.

A: not forwarded from

B-D: forwarded to decode from {execute, memory, writeback} stage of

# unsolved problem

cycle #	0	1	2	3	4	5	6	7	8
<b>mrmovq</b> 0(%rax), %rbx	F	D	E	M	W				
<b>subq</b> %rbx, %rcx		F	D	E	M	W			


**combine** stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in subq's decode stage  
(since easier than detecting it in fetch stage)

typically what you'll implement

intuition: try to forward, but detect that it won't work

# unsolved problem



**combine** stalling and forwarding to resolve hazard

assumption in diagram: hazard detected in `subq`'s decode stage  
(since easier than detecting it in fetch stage)

typically what you'll implement

intuition: try to forward, but detect that it won't work

# solveable problem

cycle #	0	1	2	3	4	5	6	7	8
<code>mrmovq %rax, %rbx</code>	F	D	E	M	W				
<code>rmmovq %rbx, %rcx</code>		F	D	E	M	W			

common for real processors to do this  
but our textbook only forwards to the end of decode

## aside: forwarding timings

forwarding: adds MUXes for forwarding to critical path  
might slightly increase cycle time, considered acceptable

should not add much more to critical path:

example: can't use value read from memory in ALU in same cycle

# pipeline with different hazards

example: 4-stage pipeline:

fetch/decode/execute+memory/writeback

		// 4 stage	// 5 stage
addq %rax, %r8	//		// W
subq %rax, %r9	//	W	// M
xorq %rax, %r10	//	EM	// E
andq %r8, %r11	//	D	// D

# pipeline with different hazards

example: 4-stage pipeline:

fetch/decode/execute+memory/writeback

	// 4 stage	// 5 stage
addq %rax, %r8	//	// W
subq %rax, %r9	// W	// M
xorq %rax, %r10	// EM	// E
andq %r8, %r11	// D	// D

addq/andq is hazard with 5-stage pipeline

addq/andq is **not** a hazard with 4-stage pipeline

## exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

result only available near end of second execute stage

where does forwarding, stalls occur?

	cycle #	0	1	2	3	4	5	6	7	8
(1) <code>addq %rcx, %r9</code>		F	D	E1	E2	M	W			
(2) <code>addq %r9, %rbx</code>										
(3) <code>addq %rax, %r9</code>										
(4) <code>rmmovq %r9, (%rbx)</code>										
(5) <code>rrmovq %rcx, %r9</code>										

# exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	cycle #	0	1	2	3	4	5	6	7	8
<code>addq %rcx, %r9</code>		F	D	E1	E2	M	W			
<code>addq %r9, %rbx</code>										
<code>addq %rax, %r9</code>										
<code>rmmovq %r9, (%rbx)</code>										

# exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	cycle #	0	1	2	3	4	5	6	7	8
<code>addq %rcx, %r9</code>		F	D	E1	E2	M	W			
<code>addq %r9, %rbx</code>			F	D	E1	E2	M	W		
<code>addq %rax, %r9</code>										
<code>rmmovq %r9, (%rbx)</code>						F	D	E1	E2	M W

`rmmovq %r9, (%rbx)`

r9 not available yet — can't forward here  
so try stalling in addq's decode...

# exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	cycle #	0	1	2	3	4	5	6	7	8
addq %rcx, %r9		F	D	E1	E2	M	W			
addq %r9, %rbx			F	D	E1	E2	M	W		
addq %r9, %rbx			F	D	D	E1	E2	M	W	
addq %rax, %r9										
after stalling once, now we can forward										
addq %rax, %r9			F	F	D	E1	E2	M	W	
rmmovq %r9, (%rbx)				F	D	E1	E2	M	W	
rmmovq %r9, (%rbx)					F	D	E1	E2	M	W

# exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	cycle #								
	0	1	2	3	4	5	6	7	8
<code>addq %rcx, %r9</code>	F	D	E1	E2	M	W			
<code>addq %r9, %rbx</code>		F	D	E1	E2	M	W		
<code>addq %r9, %rbx</code>		F	D	D	E1	E2	M	W	
<code>addq %rax, %r9</code>			F	D	E1	E2	M	W	
<code>addq %rax, %r9</code>			F	F	D	E1	E2	M	W
<code>rmmovq %r9, (%rbx)</code>				F	D	E1	E2	M	W
<code>rmmovq %r9, (%rbx)</code>					F	D	E1	E2	M

# exercise: different pipeline

split execute into two stages: F/D/E1/E2/M/W

	cycle #	0	1	2	3	4	5	6	7	8
<code>addq %rcx, %r9</code>		F	D	E1	E2	M	W			
<code>addq %r9, %rbx</code>			F	D	E1	E2	M	W		
<code>addq %r9, %rbx</code>			F	D	D	E1	E2	M	W	
<code>addq %rax, %r9</code>				F	D	E1	E2	M	W	
<code>addq %rax, %r9</code>				F	F	D	E1	E2	M	W
<code>rmmovq %r9, (%rbx)</code>					F	D	E1	E2	M	W
<code>rmmovq %r9, (%rbx)</code>					F	D	E1	E2	M	W
<code>rrmovq %rcx, %r9</code>					F	D	E1	E2	M	W

# control hazard

subq %r8, %r9

je 0xFFFF

addq %r10, %r11

	fetch	fetch→decode		decode→execute			execute→writeback		
cycle	PC	SF/ZF	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0	0/1							
1	0x2	0/1	8	9					
2	???	0/1	0xF	0xF	800	900	9		

# control hazard

subq %r8, %r9

je 0xFFFF

addq %r10, %r11

	fetch	fetch→decode		decode→execute			execute→writeback		
cycle	PC	SF/ZF	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0	0/1							
1	0x2	0/1	8	9					
2	???	0/1	0xF	0xF	800	900	9		

0xFFFF if R[8] = R[9]; 0x12 otherwise

# control hazard: stall

```
addq %r8, %r9  
// insert two nops  
je    0xFFFF  
addq %r10, %r11
```

	fetch	fetch→decode		decode→execute			execute→writeback		
cycle	PC	SF/ZF	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0	0/1							
1	0x2*	0/1	8	9					
2	0x2*	0/1	0xF	0xF	800	900	9		
3	0x2	0/0	0xF	0xF	---	---	0xF	1700	9
4	0x10	0/0	0xF	0xF	---	---	0xF	---	0xF
5			10	11	---	---	0xF	---	0xF
6					1000	1100	11	---	0xF

# control hazard: stall

```
addq %r8, %r9  
// insert two nops  
je 0xFFFF  
addq %r10, %r11
```

cycle	PC	wait for two cycles for addq to update SF/ZF						
		fetch	fetch→decode	decode→execute	execute→writeback			
0	0x0	71						
1	0x2*	0/1	8	9				
2	0x2*	0/1	0xF	0xF	800	900	9	
3	0x2	0/0	0xF	0xF	---	---	0xF	1700
4	0x10	0/0	0xF	0xF	---	---	0xF	---
5			10	11	---	---	0xF	---
6					1000	1100	11	---

# control hazard: stall

```
addq %r8, %r9  
// insert two nops  
je 0xFFFF  
addq %r10, %r11
```

	fetch	fetch→decode		decode→execute			execute→writeback		
cycle	PC	SF/ZF	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0	0/1							
1	0x2*		execute je instruction (use SF/ZF)						
2	0x2+	1/1	0xF	0xF	800	900	9		
3	0x2	0/0	0xF	0xF	---	---	0xF	1700	9
4	0x10	0/0	0xF	0xF	---	---	0xF	---	0xF
5		10	11	---	---	0xF	---	---	0xF
6				1000	1100	11	---	---	0xF

## stalling costs

with only stalling:

extra 3 cycles (total 4) for every ret

extra 2 cycles (total 3) for conditional jmp

up to 3 extra cycles for data dependencies

## ex.: dependencies and hazards (2)

**mrmovq**    0(%rax) %rbx

**addq**        %rbx        %rcx

**jne**            foo

foo: **addq**        %rcx        %rdx

**mrmovq**    (%rdx)    %rcx

where are dependencies?

which are hazards in our pipeline?

which are resolved with forwarding?

# when do instructions change things?

... other than pipeline registers/PC:

stage	changes
fetch	(none)
decode	(none)
execute	condition codes
memory	memory writes
writeback	register writes/stat changes

# when do instructions change things?

... other than pipeline registers/PC:

stage	changes
fetch	(none)
decode	(none)
execute	condition codes
memory	memory writes
writeback	register writes/stat changes

to “undo” instruction during fetch/decode:

forget everything in **pipeline registers**

# making guesses

```
subq    %rcx, %rax
jne     LABEL
xorq    %r10, %r11
xorq    %r12, %r13
...
LABEL: addq    %r8, %r9
       rmmovq %r10, 0(%r11)
```

speculate: **jne** will goto LABEL

right: 2 cycles faster!

wrong: forget before execute finishes

# jXX: speculating right

```
subq %r8, %r8  
jne LABEL  
...
```

```
LABEL: addq %r8, %r9  
rmmovq %r10, 0(%r11)  
irmovq $1, %r11
```

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	irmovq	rmmovq	addq	jne (done)	OPq

# jXX: speculating right

```
subq %r8, %r8  
jne LABEL  
...
```

```
LABEL: addq %r8, %r9  
rmmovq %r10, 0(%r11)  
irmovq $1, %r11
```

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	j were waiting/nothing		
5	irmovq	rmmovq	addq	jne (done)	OPq

# jXX: speculating wrong

```
subq %r8, %r8  
jne LABEL  
xorq %r10, %r11  
...
```

LABEL: addq %r8, %r9  
rmmovq %r10, 0(%r11)

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	xorq	nothing	nothing	jne (done)	OPq

# jXX: speculating wrong

```
subq %r8, %r8  
jne LABEL  
xorq %r10, %r11  
...
```

LABEL: addq %r8, %r9  
rmmovq %r10, 0(%r11)

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne		“squash” wrong guesses		
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	xorq	nothing	nothing	jne (done)	OPq

# jXX: speculating wrong

```
subq %r8, %r8  
jne LABEL  
xorq %r10, %r11  
...
```

LABEL: addq %r8, %r9  
rmmovq %r10, 0(%r11)

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	j	fetch correct next instruction		
4	rmmovq [?]	a	m	m	p
5	xorq	nothing	nothing	jne (done)	OPq

# performance

## hypothetical instruction mix

kind	portion	cycles (predict)	cycles (stall)
not-taken jXX	3%	3	3
taken jXX	5%	1	3
ret	1%	4	4
others	91%	1*	1*

\* — ignoring data hazards

# performance

## hypothetical instruction mix

kind	portion	cycles (predict)	cycles (stall)
not-taken jXX	3%	3	3
taken jXX	5%	1	3
ret	1%	4	4
others	91%	1*	1*


$$\text{predict: } 3 \times .03 + 1 \times .05 + 4 \times .01 + 1 \times .91 = \\ \textcolor{red}{1.09 \text{ cycles/instr.}}$$

$$\text{stall: } 3 \times .03 + 3 \times .05 + 4 \times .01 + 1 \times .91 = \\ \textcolor{red}{1.19 \text{ cycles/instr.}} \quad (1.19 \div \\ 1.09 \approx 1.09\times \text{faster})$$

\* — ignoring data hazards

# fetch/decode logic — advance or not


from instr. memory



should we stall?

# fetch/decode logic — bubble or not

no-op value — 0xF



should we send  
no-op value ("bubble")?

# HCLRS signals

```
register aB {  
    ...  
}
```

HCLRS: every register bank has these MUXes built-in

**stall\_B**: keep **old value** for all registers

register input  $\leftarrow$  register output

pipeline: keep same instruction in this stage next cycle

**bubble\_B**: use **default value** for all registers

register input  $\leftarrow$  default value

pipeline: put no-operation in this stage next cycle

# exercise

```
register aB {  
    value : 8 = 0xFF;  
}  
...  
...
```

stall: keep old value  
bubble: store default value

time	a_value	B_value	stall_B	bubble_B
0	0x01	0xFF	0	0
1	0x02	???	1	0
2	0x03	???	0	0
3	0x04	???	0	1
4	0x05	???	0	0
5	0x06	???	0	0
6	0x07	???	1	0
7	0x08	???	1	0
8		???		

# exercise result

```
register aB {  
    value : 8 = 0xFF;  
}  
...
```

time	a_value	B_value	stall_B	bubble_B
0	0x01	0xFF	0	0
1	0x02	0x01	1	0
2	0x03	0x01	0	0
3	0x04	0x03	0	1
4	0x05	0xFF	0	0
5	0x06	0x05	0	0
6	0x07	0x06	1	0
7	0x08	0x06	1	0
8		0x06		

# backup slides

# stalling for conditional jmps

```
subq %r8, %r8  
je label
```

label: irmovq ...

time	fetch	decode	execute	memory	writeback
1	OPq				
2	jCC	OPq			
3	wait for jCC	jCC	OPq (set ZF)		
4	wait for jCC	nothing	jCC (use ZF)	OPq	
5	irmovq	nothing	nothing	jCC (done)	OPq

# stalling for conditional jmps

```
subq %r8, %r8  
je label
```

label: irmovq ...

time	fetch	decode	execute	memory	writeback
1	OPq				
2	jCC	OPq			
3	wait for jCC	jCC	OPq (set ZF)		
4	wait for jCC	nothing	jCC (use ZF)	OPq	
5	irmovq	nothing	nothing	jCC (done)	OPq

# stalling for conditional jmps

```
subq %r8, %r8  
je label
```

label: irmovq ...

time	fetch	decode	execute	memory	writeback
1	OPq				
2	jCC	OPq			
3	wait for jCC	jCC	OPq (set ZF)		ZF sent via register
4	wait for jCC	nothing	jCC (use ZF)	OPq	
5	irmovq	nothing	nothing	jCC (done)	OPq

# stalling for conditional jmps

```
subq %r8, %r8  
je label
```

label: irmovq ...

time	fetch	decode	execute	memory	writeback
1	OPq				
2	jCC	OPq			
3	wait for jCC	jCC	OPq (set ZF)		
4	wait for jCC	nothing	jCC (use ZF)	OPq	
5	irmovq	nothing	nothing	jCC (done)	OPq

“taken” sent from execute to fetch

# stalling for ret

```
call empty  
addq %r8, %r9
```

empty: ret

time	fetch	decode	execute	memory	writeback
1	call				
2	ret	call			
3	wait for ret	ret	call		
4	wait for ret	nothing	ret	call (store)	
5	wait for ret	nothing	nothing	ret (load)	call
6	addq	nothing	nothing	nothing	ret

# stalling for ret

```
call empty  
addq %r8, %r9
```

empty: ret

time	fetch	decode	execute	memory	writeback
1	call				
2	ret	call			
3	wait for ret	ret	call	return address stored here	
4	wait for ret	nothing	ret	call (store)	
5	wait for ret	nothing	nothing	ret (load)	call
6	addq	nothing	nothing	nothing	ret


# stalling for ret

```
call empty  
addq %r8, %r9
```


empty: ret

time	fetch	decode	execute	memory	writeback
1	call				
2	ret	call			
3	wait for ret	ret	call		
4	wait for ret	nothing	ret	return address loaded here	
5	wait for ret	nothing	nothing	ret (load)	call
6	addq	nothing	nothing	nothing	ret


# PC update (adding prediction, stall)




# PC update (adding prediction, stall)



# PC update (rearranged)




# PC update (rearranged)




# PC update (rearranged)

same logic as before — but happens in next cycle  
inputs are from slightly different place...



# PC update (rearranged)



## rearranged PC update in HCL

```
/* replacing the PC register: */
register fF {
    predictedPC: 64 = 0;
}

/* actual input to instruction memory */
pc = [
    conditionCodesSaidNotTaken : jumpValP;
        /* from later in pipeline */
    ...
    1: F_predictedPC;
];
```

# why rearrange PC update?

either works


correct PC at beginning or end of cycle?

still some time in cycle to do so...

maybe easier to think about branch prediction this way?

# fetch/decode logic — advance or not

from instr. memory



should we stall?

## ex.: dependencies and hazards (1)

addq %rax, %rbx

subq %rax, %rcx

imovq \$100, %rcx

addq %rcx, %r10

addq %rbx, %r10

where are dependencies?

which are hazards in our pipeline?

## ex.: dependencies and hazards (1)

addq	%rax ,	%rbx
subq	%rax ,	%rcx
irmovq	\$100 ,	%rcx
addq	%rcx ,	%r10
addq	%rbx ,	%r10

where are dependencies?

which are hazards in our pipeline?

## ex.: dependencies and hazards (1)

addq	%rax ,	%rbx
subq	%rax ,	%rcx
irmovq	\$100 ,	%rcx
addq	%rcx ,	%r10
addq	%rbx ,	%r10

where are dependencies?  
which are hazards in our pipeline?

## ex.: dependencies and hazards (1)

addq	%rax ,	%rbx
subq	%rax ,	%rcx
irmovq	\$100 ,	%rcx
addq	%rcx ,	%r10
addq	%rbx ,	%r10

where are dependencies?  
which are hazards in our pipeline?