## caching - replacing / writing / tradeoffs

## Changelog

20 October 2020: last time: more carefully distinguish addresses and values that come from addresses

20 October 2020: write-allocate: update tag in example 20 October 2020: AMAT exercise: correct "not decrease" to "not increase"

## last time

direct-mapped caches
divide cache data, memory into fixed-sized blocks
each block of memory $\rightarrow$ single block of cache store valid bits to remember if anything stored
store tags to remember which address data came from
divide addresses in tag/index/offset
offset: which byte of block to use
(each block starts with offset 0)
index: which set of cache is address mapped to
tag: rest of address
set-associative caches
multiple blocks per 'set'
use tag to identify which block is where

## Tag-Index-Offset exercise

```
m
E
S=2
s
B=2
b
t=m-(s+b) tag bits
C=B\timesS\timesE cache size (excluding metadata)
```

My desktop:
L1 Data Cache: 32 KB, 8 blocks/set, 64 byte blocks
L2 Cache: 256 KB, 4 blocks/set, 64 byte blocks
L3 Cache: 8 MB, 16 blocks/set, 64 byte blocks
Divide the address $0 \times 34567$ into tag, index, offset for each cache.

## T-I-O exercise: L1

| quantity | value for L 1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |
|  | $B=2^{b}(b$ : block offset bits) |

## T-I-O exercise: L1

| quantity | value for L1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |

$$
B=2^{b}(b: \text { block offset bits })
$$

block offset bits $\quad b=6$

## T-I-O exercise: L1

| quantity | value for L1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |
|  | $B=2^{b}(b$ : block offset bits) |
| block offset bits | $b=6$ |
| blocks/set (given) | $E=8$ |
| cache size (given) | $C=32 \mathrm{~KB}=E \times B \times S$ |

## T-I-O exercise: L1

| quantity | value for L 1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |
|  | $B=2^{b}(b$ : block offset bits) |

block offset bits $\quad b=6$
blocks/set (given) $E=8$
cache size (given) $C=32 \mathrm{~KB}=E \times B \times S$

$$
S=\frac{C}{B \times E}(S: \text { number of sets })
$$

## T-I-O exercise: L1

| quantity | value for L 1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |
|  | $B=2^{b}(b$ : block offset bits) |

block offset bits $\quad b=6$
blocks/set (given) $\quad E=8$
cache size (given) $\quad C=32 \mathrm{~KB}=E \times B \times S$

$$
\begin{aligned}
S & =\frac{C}{B \times E}(S: \text { number of sets }) \\
S & =\frac{32 \mathrm{~KB}}{64 \text { Byte } \times 8}=64
\end{aligned}
$$

number of sets

## T-I-O exercise: L1

| quantity | value for L 1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |
|  | $B=2^{b}(b$ : block offset bits) |

block offset bits $\quad b=6$
blocks/set (given) $E=8$
cache size (given) $\quad C=32 \mathrm{~KB}=E \times B \times S$

|  | $S=\frac{C}{B \times E}(S:$ number of sets $)$ |
| :--- | :--- |
| number of sets | $S$ |$=\frac{32 \mathrm{~KB}}{64 \mathrm{Byte} \times 8}=64$,

## T-I-O results

|  | L1 | L2 | L3 |
| :--- | :--- | :--- | :--- |
| sets | 64 | 1024 | 8192 |
| block offset bits | 6 | 6 | 6 |
| set index bits | 6 | 10 | 13 |
| tag bits |  | (the rest) |  |

## T-I-O: splitting

| L1 L2 L3 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| block offset bits |  | 6 |  |  |  |
| set index bit |  | 610 | 3 |  |  |
| tag bits |  | (the rest |  |  |  |
| $0 \times 34567$ | 3 | 4 | 5 | 6 | 7 |
| 0x34567. | 0011 | 10100 | 0101 | 0110 | 0111 |

bits 0-5 (all offsets): $100111=0 \times 27$

## T-I-O: splitting


bits $0-5$ (all offsets): $100111=0 \times 27$

## T-I-O: splitting


bits 0-5 (all offsets): $100111=0 \times 27$
L1:
bits 6-11 (L1 set): $010101=0 \times 15$
bits 12- (L1 tag): $0 \times 34$

## T-I-O: splitting


bits 0-5 (all offsets): $100111=0 \times 27$
L1:
bits 6-11 (L1 set): $010101=0 \times 15$
bits 12- (L1 tag): $0 \times 34$

## T-I-O: splitting

|  | L1 | L2 | L3 |
| :--- | :--- | :--- | :--- |
| block offset bits | 6 | 6 | 6 |
| set index bits | 6 | 10 | 13 |
| tag bits | (the rest) |  |  |

bits $0-5$ (all offsets): $100111=0 \times 27$
L2:
bits 6-15 (set for L2): $0100010101=0 \times 115$ bits 16-: $0 \times 3$

## T-I-O: splitting


bits 0-5 (all offsets): $100111=0 \times 27$
L2:
bits 6-15 (set for L2): $0100010101=0 \times 115$ bits 16-: $0 \times 3$

## T-I-O: splitting


bits 0-5 (all offsets): $100111=0 \times 27$
L3:
bits 6-18 (set for L3): $0110100010101=0 x$ D15 bits 18-: $0 \times 0$

## replacement policies

2-way set associative, 2 byte blocks, 2 sets


## replacement policies

2 -way set associative, 2 byte blocks, 2 sets

| index | valid | tag | value | valid | tag | value | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $0 \begin{aligned} & \text { mem[0x00] } \\ & \text { mem[0x01] }\end{aligned}$ | 1 | 011000 | mem[0x60] mem $[0 \times 61]$ | 1 |
| 1 | 1 | 011000 | $0 \begin{aligned} & \text { mem[0x62] } \\ & \text { mem[0x63] }\end{aligned}$ | 0 |  |  | 1 |
| address (hex) |  |  | result |  |  |  |  |
| 00000000 (00) |  |  | track which block was read least recently |  |  |  |  |
| 00000001 (01) h |  |  | updated on every access |  |  |  |  |
| 01100 | 0001 | (61) |  |  |  |  |  |
| 01100 | 0010 | (62) | hit |  |  |  |  |
| 00000 | 0000 | (00) |  |  |  |  |  |
| 01100 | 0100 | (64) | miss |  |  |  |  |

## example replacement policies

least recently used
take advantage of temporal locality
at least $\left\lceil\log _{2}(E!)\right\rceil$ bits per set for $E$-way cache (need to store order of all blocks)
approximations of least recently used
implementing least recently used is expensive - lots of bookkeeping bits+time
really just need "avoid recently used" - much faster/simpler good approximations: $E$ to $2 E$ bits
first-in, first-out counter per set - where to replace next
(pseudo-)random
no extra information!
actually works pretty well in practice

## cache miss types

compulsory (or cold) - first time accessing something adding more sets or blocks/set wouldn't change
conflict - sets aren't big/flexible enough
a fully-associtive (1-set) cache of the same size would have done better
capacity - cache was not big enough

## write-through v. write-back

 option 1: write-through(1) write 10


## write-through v. write-back

## option 1: write-through



## write-through v. write-back

 option 2: write-back

## write-through v. write-back

## option 2: write-back



## write-through v. write-back



## writeback policy

changed value!

2 -way set associative, 4 byte blocks, 2 sets


## allocate on write?

processor writes less than whole cache block
block not yet in cache
two options:

## write-allocate

fetch rest of cache block, replace written part

## write-no-allocate

send write through to memory
guess: not read soon?

## write-allocate

2-way set associative, LRU, writeback

| index | valid | tag | value | dirty | valid | tag | value | dirty | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\left\lvert\, \begin{aligned} & \operatorname{mem}[0 \times 00] \\ & \operatorname{mem}[0 x 01] \end{aligned}\right.$ | 0 | 1 | 011000 | mem [0x60] <br> mem [0x61] | 1 | 1 |
| 1 | 1 | 011000 | $\begin{array}{\|l\|l\|} \hline \operatorname{mem}[0 \times 62] \\ \operatorname{mem}[0 \times 63] \end{array}$ | 0 | 0 |  |  |  | $\bigcirc$ |

writing $0 \times F F$ into address $0 \times 04$ ?
index 0, tag 000001

## write-allocate

2-way set associative, LRU, writeback

| index | valid | tag | value | dirty | valid | tag | value | dirty | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\begin{array}{\|l} \operatorname{mem}[0 x 00] \\ \operatorname{mem}[0 x 01] \end{array}$ | 0 | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 60]]_{\star}^{\star} \\ & \operatorname{mem}[0 \times 61] \end{aligned}$ | ${ }_{\star}^{*} 1$ | 1 |
| 1 | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 62] \\ & \operatorname{mem}[0 \times 63] \end{aligned}$ | 0 | 0 |  |  |  | 0 |

writing $0 \times F F$ into address $0 \times 04$ ?
index 0, tag 000001
step 1: find least recently used block

## write-allocate

2-way set associative, LRU, writeback

| index | valid | tag | value | dirty | valid | tag | value | dirty | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\left\lvert\, \begin{aligned} & \operatorname{mem}[0 \times 00] \\ & \operatorname{mem}[0 x 01] \end{aligned}\right.$ | 0 | 1 | 011000 | $\operatorname{mem}[0 \times 60]_{\operatorname{mem}[0 x 61]}$ | ${ }_{\star} \times 1$ | 1 |
| 1 | 1 | 011000 | $\begin{array}{\|l\|l\|} \hline \operatorname{mem}[0 \times 62] \\ \operatorname{mem}[0 \times 63] \end{array}$ | 0 | 0 |  |  |  | $\bigcirc$ |

writing $0 \times \mathrm{FFF}$ into address $0 \times 04$ ?
index 0, tag 000001
step 1: find least recently used block
step 2: possibly writeback old block

## write-allocate

2-way set associative, LRU, writeback

| index | valid | tag | value | dirty | valid | tag | value | dirty | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\begin{array}{\|l\|} \operatorname{mem}[0 x 00] \\ \operatorname{mem}[0 x 01] \end{array}$ | 0 | 1 | 000001 | $\begin{gathered} 0 \times F F \\ \operatorname{mem}[0 \times 05] \end{gathered}$ | 1 | $\bigcirc$ |
| 1 | 1 | 011000 | $\begin{array}{\|l\|l\|} \hline \operatorname{mem}[0 \times 62] \\ \operatorname{mem}[0 \times 63] \end{array}$ | 0 | 0 |  |  |  | $\bigcirc$ |

writing $0 \times \mathrm{FFF}$ into address $0 \times 04$ ?
index 0, tag 000001
step 1: find least recently used block
step 2: possibly writeback old block
step 3a: read in new block - to get mem[0x05]
step 3b: update LRU information

## write-no-allocate

2-way set associative, LRU, writeback

| index | valid | tag | value | dirty | valid | tag | value | dirty | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\left\|\begin{array}{c} \operatorname{mem}[0 \times 00] \\ \operatorname{mem}[0 \times 01] \end{array}\right\|$ | 0 | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 60] \star \star \\ & \operatorname{mem}[0 \times 61] \star \end{aligned}$ | * 1 | 1 |
| 1 | 1 | 011000 | $\begin{array}{\|l\|} \hline \operatorname{mem}[0 \times 62] \\ \operatorname{mem}[0 \times 63] \end{array}$ | 0 | $\bigcirc$ |  |  |  | 0 |

writing $0 \times F F$ into address $0 \times 04$ ?
step 1: is it in cache yet?
step 2: no, just send it to memory

## exercise (1)

2-way set associative, LRU, write-allocate, writeback

| index | valid | tag | value | dirty | valid | tag | value | dirty | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 001100 | $\left\lvert\, \begin{gathered} \operatorname{mem}[0 \times 30] \\ \operatorname{mem}[0 \times 31] \end{gathered}\right.$ | 0 | 1 | 010000 | $\left\lvert\, \begin{aligned} & \operatorname{mem}[0 \times 40] \\ & \operatorname{mem}[0 \times 41] \end{aligned} \star\right.$ | * 1 | 0 |
| 1 | 1 | 011000 | $\begin{array}{\|l\|} \hline \operatorname{mem}[0 \times 62] \\ \operatorname{mem}[0 \times 63] \end{array}$ | 0 | 1 | 001100 | $\begin{aligned} & \operatorname{mem}[0 \times 32] \star \star \\ & \operatorname{mem}[0 \times 33] \star \end{aligned}$ | * 1 | 1 |

for each of the following accesses, performed alone, would it require (a) reading a value from memory (or next level of cache) and (b) writing a value to the memory (or next level of cache)?
writing 1 byte to $0 \times 33$
reading 1 byte from $0 \times 52$
reading 1 byte from $0 \times 50$

## exercise (2)

2-way set associative, LRU, write-no-allocate, write-through

| index | valid | tag | value | valid | tag | value | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 001100 | $\left\lvert\, \begin{array}{l\|} \operatorname{mem}[0 \times 30] \\ \operatorname{mem}[0 \times 31] \end{array}\right.$ | 1 | 010000 | $\begin{array}{\|l\|} \hline \operatorname{mem}[0 \times 40] \\ \operatorname{mem}[0 \times 41] \end{array}$ | $\bigcirc$ |
| 1 | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 62] \\ & \operatorname{mem}[0 \times 63] \end{aligned}$ | 1 | 001100 | $\begin{array}{\|l\|} \hline \operatorname{mem}[0 \times 32] \\ \operatorname{mem}[0 \times 33] \end{array}$ | 1 |

for each of the following accesses, performed alone, would it require (a) reading a value from memory and (b) writing a value to the memory?
writing 1 byte to $0 \times 33$
reading 1 byte from $0 \times 52$
reading 1 byte from $0 \times 50$

## fast writes


write appears to complete immediately when placed in buffer memory can be much slower

## average memory access time

AMAT $=$ hit time + miss penalty $\times$ miss rate
effective speed of memory

## AMAT exercise (1)

$90 \%$ cache hit rate
hit time is 2 cycles
30 cycle miss penalty
what is the average memory access time?
suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles
how much do we have to increase the hit rate for this to not increase AMAT?

## AMAT exercise (1)

$90 \%$ cache hit rate
hit time is 2 cycles
30 cycle miss penalty
what is the average memory access time?
5 cycles
suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles
how much do we have to increase the hit rate for this to not increase AMAT?

## AMAT exercise (1)

$90 \%$ cache hit rate
hit time is 2 cycles
30 cycle miss penalty
what is the average memory access time?
5 cycles
suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles
how much do we have to increase the hit rate for this to not increase AMAT?
miss rate of $2 / 30 \rightarrow$ approx $93 \%$ hit rate

## backup slides

## cache organization and miss rate

depends on program; one example:
SPEC CPU2000 benchmarks, 64B block size
LRU replacement policies
data cache miss rates:

| Cache size | direct-mapped | 2-way | 8-way | fully assoc. |
| :--- | ---: | ---: | ---: | ---: |
| 1 KB | $8.63 \%$ | $6.97 \%$ | $5.63 \%$ | $5.34 \%$ |
| 2 KB | $5.71 \%$ | $4.23 \%$ | $3.30 \%$ | $3.05 \%$ |
| 4 KB | $3.70 \%$ | $2.60 \%$ | $2.03 \%$ | $1.90 \%$ |
| 16 KB | $1.59 \%$ | $0.86 \%$ | $0.56 \%$ | $0.50 \%$ |
| 64 KB | $0.66 \%$ | $0.37 \%$ | $0.10 \%$ | $0.001 \%$ |
| 128 KB | $0.27 \%$ | $0.001 \%$ | $0.0006 \%$ | $0.0006 \%$ |

## cache organization and miss rate

depends on program; one example:
SPEC CPU2000 benchmarks, 64B block size
LRU replacement policies
data cache miss rates:

| Cache size | direct-mapped | 2-way | 8-way | fully assoc. |
| :--- | ---: | ---: | ---: | ---: |
| 1KB | $8.63 \%$ | $6.97 \%$ | $5.63 \%$ | $5.34 \%$ |
| 2KB | $5.71 \%$ | $4.23 \%$ | $3.30 \%$ | $3.05 \%$ |
| 4KB | $3.70 \%$ | $2.60 \%$ | $2.03 \%$ | $1.90 \%$ |
| 16KB | $1.59 \%$ | $0.86 \%$ | $0.56 \%$ | $0.50 \%$ |
| 64KB | $0.66 \%$ | $0.37 \%$ | $0.10 \%$ | $0.001 \%$ |
| 128 KB | $0.27 \%$ | $0.001 \%$ | $0.0006 \%$ | $0.0006 \%$ |

## building a (direct-mapped) cache

Cache

| value |
| :---: |
| 00000 |
| 0000 |
| 0000 |

cache block: 2 bytes

Memory

| addresses <br> $0000-00001$ | bytes |
| :--- | :--- |
| 00011 |  |
| $0010-000-0011$ | 2233 |
| $00110-00111$ | 6555 |
| $01000-01001$ | 8899 |
| $01010-01011$ | AA BB |
| $01100-01101$ | CC DD |
| $01110-01111$ | EE FF |
| $10000-10001$ | F0 F1 |
| .. | $\ldots$ |

## building a (direct-mapped) cache

## read byte at 01011?

Cache

| value |
| :---: |
| 0000 |
| 0000 |
| 0000 |
| 0000 |

cache block: 2 bytes

Memory

| addresses <br> $0000-00001$ | 0011 |
| :--- | :--- |
| $00010-00011$ | 2233 |
| $00100-00101$ | 5555 |
| $00110-00111$ | 6677 |
| $01000-01001$ | 8899 |
| $01010-01011$ | AA BB |
| $01100-01101$ | CC DD |
| $01110-01111$ | EE FF |
| $10000-10001$ | F0 F1 |
| .. | $\ldots$ |

## building a (direct-mapped) cache

## read byte at 01011?

exactly one place for each address spread out what can go in a block

Cache
Memory
index
00
01
10
11
cache block: 2 bytes
direct-mapped

| value | addresses | bytes |
| :---: | :---: | :---: |
| 0000 | 00000-00001 | 0011 |
| 0000 | $\rightarrow 00010-00011$ | 2233 |
| 0000 | $\rightarrow 00100-00101$ | 5555 |
| 0000 | $\rightarrow 00110-00111$ | 6677 |
| bytes | 01000-01001 | 8899 |
|  | -01010-01011 | AA BB |
|  | ' ${ }^{\circ} 01100-01101$ | CC DD |
|  | +01110-01111 | EE FF |
|  | 10000-10001 | F0 F1 |

## building a (direct-mapped) cache

## read byte at 01011?

exactly one place for each address spread out what can go in a block

Cache
Memory
index
00
01
10
11

| value | addresses | bytes |
| :---: | :---: | :---: |
| 0000 | 00000-00001 | 0011 |
| 0000 | $\rightarrow 00010-00011$ | 2233 |
| 0000 | $\rightarrow 00100-00101$ | 5555 |
| 0000 | $\rightarrow 00110-00111$ | 6677 |
| bytes | 01000-01001 | 8899 |
|  | -01010-01011 | AA BB |
|  | , ${ }^{01100-01101}$ | CC DD |
|  | *01110-01111 | EE FF |
|  | 10000-10001 | F0 F1 |

## building a (direct-mapped) cache

## read byte at 01011?

exactly one place for each address spread out what can go in a block

Cache
Memory

| index | value | addresses | bytes |
| :---: | :---: | :---: | :---: |
| 00 | 0000 | $\rightarrow 00000-00001$ | 0011 |
| 01 | 0000 | $\rightarrow 00010-00011$ | 2233 |
| 10 | 0000 | $\rightarrow 00100-00101$ | 5555 |
| 11 | 0000 | $\rightarrow 00110-00111$ | 6677 |
|  |  | *01000-01001 | 8899 |
| cache block: 2 bytes direct-mapped |  | -1010-01011 | AA BB |
|  |  | , ${ }^{\text {01100-01101 }}$ | CC DD |
|  |  | *01110-01111 | EE FF |
|  |  | 10000-10001 | F0 F1 |

## building a (direct-mapped) cache

 read byte at 01011?Cache
Memory


## building a (direct-mapped) cache

read byte at 01011?
invalid, fetch

Cache

| index | valid | value |
| :---: | :---: | :---: |
| 00 | 0 | 0000 |
| 01 | 1 | AA BB |
| 10 | 0 | 0000 |
| 11 | 0 | 0000 |

cache block: 2 bytes direct-mapped

Memory

| addresses | bytes |
| :--- | :--- |
| $00000-00001$ | 0011 |
| $00010-00011$ | 2233 |
| $00100-00101$ | 5555 |
| $00110-00111$ | 6677 |
| $01000-01001$ | 8899 |
| $01010-01011$ | AA BB |
| $01100-01101$ | CC DD |
| $01110-01111$ | EE FF |
| $10000-10001$ | F0 F1 |
| .. |  |

## building a (direct-mapped) cache

 read byte at 01011? invalid, fetchCache

| index | valid | tag | value v | value from 01010 or 00010 ? |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 0000 | 00000-00001 | 0011 |
| 01 | 1 | 01 | AA BB | 00010-00011 | 2233 |
| 10 | 0 | 00 | 0000 | 00100-00101 | 5555 |
| 11 | 0 need tag to know |  |  | 00110-00111 | 6677 |
| cache block: 2 bytes direct-mapped |  |  |  | 01000-01001 | 8899 |
|  |  |  |  | 01010-01011 | AA BB |
|  |  |  |  | 01110-01111 | EE FF |
|  |  |  |  | 10000-10001 | F0 F1 |

## building a (direct-mapped) cache

read byte at 01011?
invalid, fetch

Cache

| index | valid | tag | value |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 0000 |
| 01 | 1 | 01 | AA BB |
| 10 | 0 | 00 | 0000 |
| 11 | 0 | 00 | 0000 |

cache block: 2 bytes direct-mapped

Memory

| addresses <br> $0000-00001$ | bytes |
| :--- | :--- |
| 00011 |  |
| $0010-000-0011$ | 2233 |
| $00110-00111$ | 6555 |
| $01000-01001$ | 8899 |
| $01010-01011$ | AA BB |
| $01100-01101$ | CC DD |
| $01110-01111$ | EE FF |
| $10000-10001$ | F0 F1 |
| .. | $\ldots$ |

## cache operation (read)

0b1110010


## cache operation (read)

0b1110010


## cache operation (read)

0b1110010- offset


## adding associativity

2 -way set associative, 2 byte blocks, 2 sets

| index |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | | valid | tag | value | valid |
| :---: | :---: | :---: | :---: |
|  | 0 |  |  |
| 1 | 0 |  |  |
|  |  |  |  |
|  |  |  |  |

multiple places to put values with same index avoid conflict misses

## adding associativity

2-way set associative, 2 byte blocks, 2 sets

| index |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | valid | tag | value | valid | tag | value |
|  | 0 |  | set 0 | 0 |  |  |
| 1 | 0 |  | set 1 | 0 |  |  |
|  |  |  |  |  |  |  |

## adding associativity

2-way set associative, 2 byte blocks, 2 sets

| index | valid | tag | value | valid | tag | value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\bigcirc$ | way 0 |  | $\bigcirc$ | way 1 |  |
| 1 | 0 |  |  | 0 |  |  |

## adding associativity

2 -way set associative, 2 byte blocks, 2 sets

| index |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | | valid | tag | value | valid |
| :---: | :---: | :---: | :---: |
|  | 0 |  |  |
| 1 | 0 |  |  |
|  |  |  |  |

$m=8$ bit addresses
$S=2=2^{s}$ sets
$s=1$ (set) index bits
$B=2=2^{b}$ byte block size
$b=1$ (block) offset bits
$t=m-(s+b)=6$ tag bits

## adding associativity

2 -way set associative, 2 byte blocks, 2 sets

| index |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | valid | tag | value | valid | tag | value |
|  | 1 | 000000 | mem $[0 \times 00]$ <br> mem $[0 \times 01]$ | 0 |  |  |
| 1 | 0 |  | 0 |  |  |  |


| address (hex) | result |
| :---: | :---: |
| 00000000 (00) | miss |
| 00000001 (01) |  |
| 01100011 (63) |  |
| 01100001 (61) |  |
| 01100010 (62) |  |
| 00000000 (00) |  |
| 01100100 (64) |  |
| tag indexoffset |  |

## adding associativity

2 -way set associative, 2 byte blocks, 2 sets

| index |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | | valid | tag | value | valid | tag |
| :---: | :---: | :---: | :---: | :---: |
|  | 1 | 000000 | mem $[0 \times 00]$ <br> mem $[0 \times 01]$ | 0 |
| 1 |  |  | 0 |  |


| address (hex) | result |
| :--- | :--- |
| $00000000(00)$ | miss |
| $00000001(01)$ | hit |
| $01100011(63)$ |  |
| $01100001(61)$ |  |
| $01100010(62)$ |  |
| $00000000(00)$ |  |
| $01100100(64)$ |  |

## adding associativity

2 -way set associative, 2 byte blocks, 2 sets

| index | valid | tag | value | valid | tag | value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\begin{aligned} & \operatorname{mem}[0 \times 00] \\ & \operatorname{mem}[0 \times 01] \end{aligned}$ | 0 |  |  |
| 1 | 1 | 011000 | $\begin{aligned} & \text { mem }[0 \times 62] \\ & \text { mem }[0 \times 63] \end{aligned}$ | $\bigcirc$ |  |  |


| address (hex) | result |
| :--- | :--- |
| $00000000(00)$ | miss |
| $00000001(01)$ | hit |
| $01100011(63)$ | miss |
| $01100001(61)$ |  |
| $01100010(62)$ |  |
| $00000000(00)$ |  |
| $01100100(64)$ |  |
| tag indexoffset |  |

## adding associativity

2 -way set associative, 2 byte blocks, 2 sets

| index | valid | tag | value | valid | tag | value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\begin{aligned} & \operatorname{mem}[0 \times 00] \\ & \operatorname{mem}[0 \times 01] \end{aligned}$ | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 60] \\ & \operatorname{mem}[0 \times 61] \end{aligned}$ |
| 1 | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 62] \\ & \operatorname{mem}[0 \times 63] \end{aligned}$ | 0 |  |  |


| address (hex) | result |
| :--- | :--- |
| $00000000(00)$ | miss |
| $00000001(01)$ | hit |
| $01100011(63)$ | miss |
| $01100001(61)$ | miss |
| $01100010(62)$ |  |
| $00000000(00)$ |  |
| $01100100(64)$ |  |
| tag indexoffset |  |

## adding associativity

2 -way set associative, 2 byte blocks, 2 sets

| index | valid | tag | value | valid | tag | value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\begin{aligned} & \operatorname{mem}[0 \times 00] \\ & \operatorname{mem}[0 \times 01] \end{aligned}$ | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 60] \\ & \operatorname{mem}[0 \times 61] \end{aligned}$ |
| 1 | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 62] \\ & \operatorname{mem}[0 \times 63] \end{aligned}$ | 0 |  |  |


| address (hex) | result |
| :--- | :--- |
| $00000000(00)$ | miss |
| $00000001(01)$ | hit |
| $01100011(63)$ | miss |
| $01100001(61)$ | miss |
| $01100010(62)$ | hit |
| $00000000(00)$ |  |
| $01100100(64)$ |  |
| 0 |  |
| tag indexoffset |  |

## adding associativity

2 -way set associative, 2 byte blocks, 2 sets

| index | valid | tag | value | valid | tag | value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\begin{aligned} & \operatorname{mem}[0 \times 00] \\ & \operatorname{mem}[0 \times 01] \end{aligned}$ | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 60] \\ & \operatorname{mem}[0 \times 61] \end{aligned}$ |
| 1 | 1 | 011000 | $\begin{aligned} & \mathrm{mem}[0 \times 62] \\ & \mathrm{mem}[0 \times 63] \\ & \hline \end{aligned}$ | $\bigcirc$ |  |  |


| address (hex) | result |
| :--- | :--- |
| $00000000(00)$ | miss |
| $00000001(01)$ | hit |
| $01100011(63)$ | miss |
| $01100001(61)$ | miss |
| $01100010(62)$ | hit |
| $00000000(00)$ | hit |
| $01100100(64)$ |  |

## adding associativity

2 -way set associative, 2 byte blocks, 2 sets

| index <br> 0 | valid | tag | value | valid | tag | value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 000000 | mem $[0 \times 00]$ <br> mem $[0 \times 01]$ | 1 | 011000 | mem $[0 \times 60]$ <br> mem $[0 \times 61]$ |
| 1 | 1 | 011000 | mem $[0 \times 62]$ <br> mem $[0 \times 63]$ | 0 |  |  |
|  |  |  |  |  |  |  |


| address (hex) | result |
| :--- | :--- |
| $00000000(00)$ | miss |
| $00000001(01)$ | hit |
| $01100011(63)$ | miss |
| $01100001(61)$ | mife |
| $01100010(62)$ | hit |
| 000 needs to replace block in set $0!$ |  |
| $00000000(00)$ | hit |
| $01100100(64)$ | miss |

## adding associativity

2 -way set associative, 2 byte blocks, 2 sets

| index | valid | tag | value | valid | tag | value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\begin{aligned} & \operatorname{mem}[0 \times 00] \\ & \operatorname{mem}[0 \times 01] \end{aligned}$ | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 60] \\ & \operatorname{mem}[0 \times 61] \end{aligned}$ |
| 1 | 1 | 011000 | $\begin{aligned} & \mathrm{mem}[0 \times 62] \\ & \mathrm{mem}[0 \times 63] \\ & \hline \end{aligned}$ | $\bigcirc$ |  |  |


| address (hex) | result |
| :--- | :--- |
| $00000000(00)$ | miss |
| $00000001(01)$ | hit |
| $01100011(63)$ | miss |
| $01100001(61)$ | miss |
| $01100010(62)$ | hit |
| $00000000(00)$ | hit |
| $01100100(64)$ | miss |

tag indexoffset

## cache operation (associative)



## cache operation (associative)

11100'1
offset


## cache operation (associative)

11100
offset


## associative lookup possibilities

none of the blocks for the index are valid
none of the valid blocks for the index match the tag something else is stored there
one of the blocks for the index is valid and matches the tag

