cache performance

Changelog

22 October 2020: multi-level AMAT exercise: add explicit assumption about when L2/MM access starts

22 October 2020: cache optimizations: mark writeback as "—-" on hit time

last time

```
tag/index/offset review
```

```
write-back
defer main memory update as long as cache has value
when replacing value, need to write to memory
track dirty bit (dirty = memory is different)
```

write-through — send to memory immediately

```
write-allocate versus write-no-allocate
write-allocate: add block to cache on write
write-no-allocate: if not already in cache, don't add on write
```

```
compulsory / conflict / capacity
    compulsory: first access
    conflict: fixed by more associativity (but same block size+count)
    capacity: need more blocks (if block size same)
```

average memory access time

 $\label{eq:amatom} \mbox{AMAT} = \mbox{hit time} + \mbox{miss penalty} \times \mbox{miss rate}$ effective speed of memory

AMAT exercise (1)

90% cache hit rate

hit time is 2 cycles

30 cycle miss penalty

what is the average memory access time?

suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles

how much do we have to increase the hit rate for this to not increase AMAT?

AMAT exercise (1)

90% cache hit rate

hit time is 2 cycles

30 cycle miss penalty

what is the average memory access time?

5 cycles

suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles

how much do we have to increase the hit rate for this to not increase AMAT?

AMAT exercise (1)

- 90% cache hit rate
- hit time is 2 cycles
- 30 cycle miss penalty
- what is the average memory access time?
- 5 cycles
- suppose we could increase hit rate by increasing its size, but it would increase the hit time to 3 cycles
- how much do we have to increase the hit rate for this to not increase AMAT?
- miss rate of $2/30 \rightarrow \text{approx } 93\%$ hit rate

exercise: AMAT and multi-level caches

```
suppose we have L1 cache with 3 cycle hit time 90% hit rate
```

and an L2 cache with

```
10 cycle hit time 80% hit rate (for accesses that make this far) (assume all accesses come via this L1)
```

and main memory has a 100 cycle access time

assume when there's an cache miss, the next level access starts after the hit time

e.g. an access that misses in L1 and hits in L2 will take 10+3 cycles what is the average memory access time for the L1 cache?

exercise: AMAT and multi-level caches

```
suppose we have L1 cache with 3 cycle hit time 90% hit rate
```

and an L2 cache with

```
10 cycle hit time 80% hit rate (for accesses that make this far) (assume all accesses come via this L1)
```

and main memory has a 100 cycle access time

assume when there's an cache miss, the next level access starts after the hit time

e.g. an access that misses in L1 and hits in L2 will take 10+3 cycles

what is the average memory access time for the L1 cache?

$$3 + 0.1 \cdot (10 + 0.2 \cdot 100) = 6$$
 cycles

exercise: AMAT and multi-level caches

```
suppose we have L1 cache with 3 cycle hit time 90% hit rate
```

```
and an L2 cache with
10 cycle hit time
80% hit rate (for accesses that make this far)
(assume all accesses come via this L1)
```

and main memory has a 100 cycle access time

```
assume when there's an cache miss, the next level access starts after the hit time
e.g. an access that misses in L1 and hits in L2 will take 10+3 cycles
```

what is the average memory access time for the L1 cache? $3 + 0.1 \cdot (10 + 0.2 \cdot 100) = 6$ cycles

0 = 0 cycles $0.2 \cdot 100 = 0$

L1 miss penalty is $10 + 0.2 \cdot 100 = 30$ cycles

5

making any cache look bad

- 1. access enough blocks, to fill the cache
- 2. access an additional block, replacing something
- 3. access last block replaced
- 4. access last block replaced
- 5. access last block replaced

...

but — typical real programs have locality

cache optimizations

```
(assuming typical locality...)
```

```
hit time
                       miss rate
                                             miss penalty
increase cache size
                       better
                                   worse
increase associativity
                       better
                                             worse?
                                   worse
increase block size
                       depends
                                   worse
                                             worse
add secondary cache
                                             better
write-allocate
                       better
                                             worse?
writeback
                                             worse?
LRU replacement
                       better
                                             worse?
prefetching
                       better
prefetching = guess what program will use, access in advance
```

average time = hit time + miss rate \times miss penalty

cache optimizations by miss type

(assuming other listed parameters remain constant)			
	capacity	conflict	compulsory
increase cache size	fewer misses	fewer misses	_
increase associativity		fewer misses	
increase block size	_	more misses	fewer misses
LRU replacement	_	fewer misses	_
prefetching	_	_	fewer misses

cache accesses and C code (1)

```
int scaleFactor;
int scaleByFactor(int value) {
    return value * scaleFactor;
scaleByFactor:
    movl scaleFactor, %eax
    imull %edi, %eax
    ret
```

exericse: what data cache accesses does this function do?

cache accesses and C code (1)

```
int scaleFactor;
int scaleByFactor(int value) {
    return value * scaleFactor;
scaleByFactor:
    movl scaleFactor, %eax
    imull %edi, %eax
    ret
exericse: what data cache accesses does this function do?
    4-byte read of scaleFactor
    8-byte read of return address
```

possible scaleFactor use

```
for (int i = 0; i < size; ++i) {
    array[i] = scaleByFactor(array[i]);
}</pre>
```

misses and code (2)

```
scaleByFactor:
   movl scaleFactor, %eax
   imull %edi, %eax
   ret
```

suppose each time this is called in the loop:

return address located at address 0x7ffffffe43b8 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their:

	return address	scaleFactor
tag		
index		
offset		

misses and code (2)

```
scaleByFactor:
   movl scaleFactor, %eax
   imull %edi, %eax
   ret
```

suppose each time this is called in the loop:

return address located at address 0x7ffffffe43b8 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their:

	return address	scaleFactor
tag	0xfffffffc	0xd7
index	0x10e	0x10e
offset	0x38	0×20

misses and code (2)

```
scaleByFactor:
   movl scaleFactor, %eax
   imull %edi, %eax
   ret
```

suppose each time this is called in the loop:

return address located at address 0x7ffffffe43b8 scaleFactor located at address 0x6bc3a0

with direct-mapped 32KB cache w/64 B blocks, what is their:

	return address	scaleFactor
		0xd7
index		0×10e
offset	0x38	0×20

conflict miss coincidences?

obviously I set that up to have the same index have to use exactly the right amount of stack space...

but gives one possible reason for conflict misses:

bad luck giving the same index for unrelated values


more direct reason: values related by power of two some examples later, probably

C and cache misses (warmup 1)


```
int array[4];
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
odd_sum += array[1];
even_sum += array[2];
odd_sum += array[3];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 1-set direct-mapped cache with 8B blocks?




Q1: how do cache blocks correspond to array elements? not enough information provided!



if array[0] starts at beginning of a cache block... array split across two cache blocks

memory access	cache contents afterwards
_	(empty)
read array[0] (miss)	{array[0], array[1]}
read array[1] (hit)	{array[0], array[1]}
read array[2] (miss)	{array[2], array[3]}
read array[3] (hit)	{array[2], array[3]}



if array[0] starts right in the middle of a cache block array split across three cache blocks

memory access	cache contents afterwards
_	(empty)
read array[0] (miss)	{****, array[0]}
read array[1] (miss)	{array[1], array[2]}
read array[2] (hit)	{array[1], array[2]}
read array[3] (miss)	{array[3], ++++}



if array[0] starts at an odd place in a cache block, need to read two cache blocks to get most array elements

memory access	cache contents afterwards
_	(empty)
read array[0] byte 0 (miss)	{ ****, array[0] byte 0 }
read array[0] byte 1-3 (miss)	{ array[0] byte 1-3, array[2], array[3] byte 0 }
read array[1] (hit)	$\{ array[0] byte 1-3, array[2], array[3] byte 0 \}$
read array[2] byte 0 (hit)	$\{ array[0] byte 1-3, array[2], array[3] byte 0 \}$
read array[2] byte 1-3 (miss)	{part of array[2], array[3], $++++$ }
read array[3] (hit)	${part of array[2], array[3], ++++}$

aside: alignment

compilers and malloc/new implementations usually try align values $align = make \ address \ be \ multiple \ of \ something$

most important reason: don't cross cache block boundaries

C and cache misses (warmup 2)

```
int array[4];
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
even_sum += array[2];
odd_sum += array[1];
odd_sum += array[3];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

Assume array[0] at beginning of cache block.

How many data cache misses on a 1-set direct-mapped cache with 8B blocks?


C and cache misses (warmup 3)


```
int array[8];
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
odd_sum += array[1];
even_sum += array[2];
odd_sum += array[3];
even_sum += array[4];
odd_sum += array[5];
even_sum += array[6];
odd_sum += array[7];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

Assume array[0] at beginning of cache block.

How many data cache misses on a **2**-set direct-mapped cache with 8B blocks?





one cache block one cache block one cache block (index 1) (index 0) (index 1) (index 0)


array[0] array[1] array[2] array[3] array[4] array[5] array

memory access	set 0 afterwards	set 1 afterwards
_	(empty)	(empty)
read array[0] (miss)	{array[0], array[1]}	(empty)
read array[1] (hit)	{array[0], array[1]}	(empty)
read array[2] (miss)	{array[0], array[1]}	{array[2], array[3]}
read array[3] (hit)	{array[0], array[1]}	{array[2], array[3]}
read array[4] (miss)	{array[4], array[5]}	{array[2], array[3]}
read array[5] (hit)	{array[4], array[5]}	{array[2], array[3]}
read array[6] (miss)	{array[4], array[5]}	{array[6], array[7]}
read array[7] (hit)	{array[4], array[5]}	{array[6], array[7]}


one cache block one cache block one cache block one cache block (index 1) (index 0) (index 1) (index 0)

observation: what happens in set 0 doesn't affect set 1 when evaluating set 0 accesses, can ignore non-set 0 accesses/content


memory access	set 0 afterwards	set 1 afterwards
_	(empty)	(empty)
read array[0] (miss)	{array[0], array[1]}	(empty)
read array[1] (hit)	{array[0], array[1]}	(empty)
read array[2] (miss)	{array[0], array[1]}	{array[2], array[3]}
read array[3] (hit)	{array[0], array[1]}	{array[2], array[3]}
read array[4] (miss)	{array[4], array[5]}	{array[2], array[3]}
read array[5] (hit)	{array[4], array[5]}	{array[2], array[3]}
read array[6] (miss)	{array[4], array[5]}	{array[6], array[7]}
read arrav[7] (hit)	{arrav[4], arrav[5]}	{arrav[6].arrav[7]}



memory access	set 0 afterwards	set 1 afterwards
_	(empty)	(empty)
read array[0] (miss)	{array[0], array[1]}	(empty)
read array[1] (hit)	{array[0], array[1]}	(empty)
read array[2] (miss)	{array[0], array[1]}	{array[2], array[3]}
		{array[2], array[3]}
read array[4] (miss)	{array[4], array[5]}	{array[2], array[3]}
read array[5] (hit)	{array[4], array[5]}	{array[2], array[3]}
read array[6] (miss)	{array[4], array[5]}	{array[6], array[7]}
read array[7] (hit)	{array[4], array[5]}	{array[6], array[7]}



memory access	set 0 afterwards	set 1 afterwards
_	(empty)	(empty)
read array[0] (miss)	{array[0], array[1]}	(empty)
read array[1] (hit)	{array[0], array[1]}	(empty)
read array[2] (miss)	{array[0], array[1]}	{array[2], array[3]}
read array[4] (miss)	{array[4], array[5]}	{array[2], array[3]}
read array[5] (hit)	{array[4], array[5]}	{array[2], array[3]}
read array[6] (miss)	{array[4], array[5]}	{array[6], array[7]}
read array[7] (hit)	{array[4], array[5]}	{array[6], array[7]}



memory access	set 0 afterwards	set 1 afterwards
_	(empty)	(empty)
read array[0] (miss)	{array[0], array[1]}	(empty)
	{array[0], array[1]}	(empty)
read array[2] (miss)	{array[0], array[1]}	{array[2], array[3]}
read array[3] (hit)	{array[0], array[1]}	{array[2], array[3]}
read array[4] (miss)	{array[4], array[5]}	{array[2], array[3]}
	{array[4], array[5]}	{array[2], array[3]}
read array[6] (miss)	{array[4], array[5]}	{array[6], array[7]}
read array[7] (hit)	{array[4], array[5]}	{array[6], array[7]}

C and cache misses (warmup 4)

```
int array[8];
...
int even_sum = 0, odd_sum = 0;
even_sum += array[0];
even_sum += array[2];
even_sum += array[4];
even_sum += array[6];
odd_sum += array[1];
odd_sum += array[3];
odd_sum += array[5];
odd_sum += array[7];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a **2**-set direct-mapped cache with 8B blocks?


exercise solution

one cache block one cache block one cache block (index 1) (index 0) (index 1) (index 0)

array[0] array[1] array[2] array[3] array[4] array[5] array


memory access	set 0 afterwards	set 1 afterwards
_	(empty)	(empty)
read array[0] (miss)	{array[0], array[1]}	(empty)
read array[2] (miss)	{array[0], array[1]}	{array[2], array[3]}
read array[4] (miss)	{array[4], array[5]}	{array[2], array[3]}
read array[6] (miss)	{array[4], array[5]}	{array[6], array[7]}
read array[1] (miss)	{array[0], array[1]}	{array[6], array[7]}
read array[3] (miss)	{array[0], array[1]}	{array[2], array[3]}
read array[5] (miss)	{array[4], array[5]}	{array[2], array[3]}
read array[7] (miss)	{array[4], array[5]}	{array[6], array[7]}

exercise solution



memory access	set 0 afterwards	set 1 afterwards
_	(empty)	(empty)
read array[0] (miss)	{array[0], array[1]}	(empty)
read array[2] (miss)	{array[0], array[1]}	{array[2], array[3]}
read array[4] (miss)	{array[4], array[5]}	{array[2], array[3]}
read array[6] (miss)	{array[4],array[5]}	{array[6], array[7]}
read array[1] (miss)	{array[0], array[1]}	{array[6], array[7]}
read array[3] (miss)	{array[0], array[1]}	{array[2], array[3]}
read array[5] (miss)	{array[4], array[5]}	{array[2], array[3]}
read array[7] (miss)	{array[4],array[5]}	{array[6], array[7]}

exercise solution



memory access	set 0 afterwards	set 1 afterwards
_	(empty)	(empty)
read array[0] (miss)	{array[0], array[1]}	(empty)
read array[2] (miss)	{array[0], array[1]}	{array[2], array[3]}
read array[4] (miss)	{array[4],array[5]}	{array[2], array[3]}
read array[6] (miss)	{array[4], array[5]}	{array[6], array[7]}
read array[1] (miss)	{array[0], array[1]}	{array[6], array[7]}
read array[3] (miss)	{array[0], array[1]}	{array[2], array[3]}
read array[5] (miss)	{array[4],array[5]}	{array[2],array[3]}
read array[7] (miss)	{array[4], array[5]}	{array[6], array[7]}

arrays and cache misses (1)

```
int array[1024]; // 4KB array
int even_sum = 0, odd_sum = 0;
for (int i = 0; i < 1024; i += 2) {
    even_sum += array[i + 0];
    odd_sum += array[i + 1];
}</pre>
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 2KB direct-mapped cache with 16B cache blocks?

arrays and cache misses (2)


```
int array[1024]; // 4KB array
int even_sum = 0, odd_sum = 0;
for (int i = 0; i < 1024; i += 2)
    even_sum += array[i + 0];
for (int i = 0; i < 1024; i += 2)
    odd_sum += array[i + 1];</pre>
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 2KB direct-mapped cache with 16B cache blocks? Would a set-associtiave cache be better?

backup slides

split caches; multiple cores




hierarchy and instruction/data caches

typically separate data and instruction caches for L1

(almost) never going to read instructions as data or vice-versa avoids instructions evicting data and vice-versa can optimize instruction cache for different access pattern easier to build fast caches: that handles less accesses at a time


inclusive versus exclusive

 $\begin{array}{c} \text{L2 inclusive of L1} \\ \text{everything in L1 cache duplicated in L2} \\ \text{adding to L1 also adds to L2} \end{array}$




L2 exclusive of L1

L2 contains different data than L1 adding to L1 must remove from L2 probably evicting from L1 adds to L2 L2 cache



inclusive versus exclusive



12 exclusive of 11

L2 contains different data than L1 adding to L1 must remove from L2 probably evicting from L1 adds to L2

inclusive policy: no extra work on eviction but duplicated data

easier to explain when $\mathsf{L}k$ shared by multiple $\mathsf{L}(k-1)$ caches?

inclusive versus exclusive

L2 inclusive of L1

ling in L1 cache duplicated in L2

Idding to L1 also adds to L2


L2 cache

exclusive policy:
avoid duplicated data
sometimes called *victim cache*(contains cache eviction victims)

makes less sense with multicore

L2 exclusive of L1 ntains different data th

L2 contains different data than L1 adding to L1 must remove from L2 probably evicting from L1 adds to L2 L2 cache





exercise (1)

initial cache: 64-byte blocks, 64 sets, 8 ways/set

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte blocks, 64 sets, 8 ways/set)
- B. quadrupling the number of sets
- C. quadrupling the number of ways/set

exercise (2)

initial cache: 64-byte blocks, 8 ways/set, 64KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte block, 8 ways/set, 64KB cache)
- B. quadrupling the number of ways/set
- C. quadrupling the cache size

exercise (3)

initial cache: 64-byte blocks, 8 ways/set, 64KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of conflict misses in a typical program? (Multiple may be correct.)

- A. quadrupling the block size (256-byte block, 8 ways/set, 64KB cache)
- B. quadrupling the number of ways/set
- C. quadrupling the cache size

prefetching

seems like we can't really improve cold misses...

have to have a miss to bring value into the cache?

prefetching

seems like we can't really improve cold misses...

have to have a miss to bring value into the cache?

solution: don't require miss: 'prefetch' the value before it's accessed

remaining problem: how do we know what to fetch?

common access patterns

suppose recently accessed 16B cache blocks are at: 0x48010, 0x48020, 0x48030, 0x48040

guess what's accessed next

common access patterns

suppose recently accessed 16B cache blocks are at: 0x48010, 0x48020, 0x48030, 0x48040

guess what's accessed next

common pattern with instruction fetches and array accesses

prefetching idea

look for sequential accesses

bring in guess at next-to-be-accessed value

if right: no cache miss (even if never accessed before)

if wrong: possibly evicted something else — could cause more misses

fortunately, sequential access guesses almost always right