

Y86-64

last time

parallelism in bitwise operators

observation: bitwise or/and/etc. instr. do multiple ors/ands/etc.

combine multiple bit or/and/etc. operations into one

example: any-bit with fan-in tree structure

instruction set versus microarchitecture

instruction set: software interface

includes *machine code*

adding things to instruction set: still different instruction set

even if backwards compatible

RISC v CISC design philosophies

CISC: more focus on convenience for assembly programmer/compiler writer

RISC: more focus on what hardware can do efficiently

assumption: people don't write assembly by hand

Y86-64 instruction set

based on x86

omits most of the 1000+ instructions

leaves

addq	jmp	pushq
subq	jCC	popq
andq	cmovCC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

Y86-64 instruction set

based on x86


omits most of the 1000+ instructions

leaves


addq	jmp	pushq
subq	jCC	popq
andq	cmovCC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

Y86-64: `movq`




Y86-64: `movq`



irmovq	immovq	imovq
rrmovq	rmmovq	rimovq
rrmovq	mmmovq	mimovq

Y86-64: `movq`



<code>irmovq</code>	<code>immovq</code>
<code>rrmovq</code>	<code>rmmovq</code>
<code>mrmmovq</code>	<code>mmmmovq</code>

Y86-64 instruction set

based on x86

omits most of the 1000+ instructions

leaves

addq	jmp	pushq
subq	jCC	popq
andq	cmovCC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

cmovCC

conditional move

exist on x86-64 (but you probably didn't see them)

x86-64: register-to-register only

instead of:

```
jle skip_move  
rrmovq %rax, %rbx  
skip_move:  
// ...
```

can do:

```
cmovg %rax, %rbx
```

halt

(x86-64 instruction called `hlt`)

x86-64 instruction `hlt`

stops the processor

otherwise — something's in memory “after” program!

real processors: reserved for OS

Y86-64: specifying addresses

Valid: `rmmovq %r11, 10(%r12)`

Y86-64: specifying addresses

Valid: `rmmovq %r11, 10(%r12)`

~~Invalid: `rmmovq %r11, 10(%r12,%r13)`~~

~~Invalid: `rmmovq %r11, 10(,%r12,4)`~~

~~Invalid: `rmmovq %r11, 10(%r12,%r13,4)`~~

Y86-64: accessing memory: exercise

$r12 \leftarrow \text{memory}[10 + r11] + r12$

Invalid: ~~`addq 10(%r11), %r12`~~

How to simulate *assuming overwriting %r11 is okay?*

A. `rmmovq %r11, 10(%r11)`

`addq %r11, %r12`

B. `addq %r12, %r11`

`mrmovq 10(%r11), %r11`

C. `mrmovq 10(%r11), %r11`

`addq %r11, %r12`

`rmmovq %r12, 10(%r11)`

D. `mrmovq 10(%r11), %r11`

`addq %r11, %r12`

Y86-64: accessing memory (1)

$r12 \leftarrow \text{memory}[10 + r11] + r12$

Invalid: ~~`addq 10(%r11), %r12`~~

Y86-64: accessing memory (1)

$r12 \leftarrow \text{memory}[10 + r11] + r12$

Invalid: ~~`addq 10(%r11), %r12`~~

Instead:

```
mrmovq 10(%r11), %r11  
/* overwrites %r11 */
```

```
addq %r11, %r12
```

Y86-64 constants (1)

```
irmovq $100, %r11
```

only instruction with non-address constant operand

Y86-64 constants (2)

$r12 \leftarrow r12 + 1$

Invalid: ~~addq \$1, %r12~~

Y86-64 constants (2)

$r12 \leftarrow r12 + 1$

Invalid: ~~addq \$1, %r12~~

Instead, need an extra register:

```
irmovq $1, %r11  
addq %r11, %r12
```

Y86-64: operand uniqueness

only one kind of value for each operand

instruction name tells you the kind

(why **movq** was 'split' into four names)

push/pop

pushq %rbx


$\%rsp \leftarrow \%rsp - 8$

$\text{memory}[\%rsp] \leftarrow \%rbx$

popq %rbx

$\%rbx \leftarrow \text{memory}[\%rsp]$

$\%rsp \leftarrow \%rsp + 8$




call/ret

call LABEL

push PC (next instruction address) on stack
jmp to LABEL address

ret

pop address from stack
jmp to that address



Y86-64 state

%rXX — 15 registers

~~%r15~~ missing

smaller parts of registers missing

ZF (zero), SF (sign), ~~OF (overflow)~~

book has OF, we'll not use it

no cmp, use sub, etc. instead

~~CF~~ (carry) missing

Stat — processor status — halted?

PC — program counter (AKA instruction pointer)

main memory

Y86-64 state

%rXX — 15 registers

%r15 missing

smaller parts of registers missing

ZF (zero), SF (sign), OF (overflow)

book has OF, we'll not use it

no cmp, use sub, etc. instead

CF (carry) missing

Stat — processor status — halted?

PC — program counter (AKA instruction pointer)

main memory

Y86-64 state

%rXX — 15 registers

%r15 missing

smaller parts of registers missing

ZF (zero), SF (sign), OF (overflow)

book has OF, we'll not use it

no cmp, use sub, etc. instead

CF (carry) missing

Stat — processor status — halted?

PC — program counter (AKA instruction pointer)

main memory

typical RISC ISA properties

fewer, simpler instructions

seperate instructions to access memory

fixed-length instructions

more registers

no “loops” within single instructions

no instructions with two memory operands

few addressing modes

Y86-64 instruction formats

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC <i>rA</i> , <i>rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V</i> , <i>rB</i>	3	0	F	<i>rB</i>	<i>V</i>					
rmmovq <i>rA</i> , <i>D(rB)</i>	4	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
rrmovq <i>D(rB)</i> , <i>rA</i>	5	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
OPq <i>rA</i> , <i>rB</i>	6	fn	<i>rA</i>	<i>rB</i>						
jCC <i>Dest</i>	7	cc	<i>Dest</i>							
call <i>Dest</i>	8	0	<i>Dest</i>							
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						

Secondary opcodes: `cmovcc/jcc`

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
<code>rrmovq/cmovCC rA, rB</code>	2	cc	rA	rB						
<code>irmovq V, rB</code>	3	0	F	rB						
<code>rmmovq rA, D(rB)</code>	4	0	rA	rB						
<code>mrmmovq D(rB), rA</code>	5	0	rA	rB						
<code>OPq rA, rB</code>	6	fn	rA	rB						
<code>jCC Dest</code>	7	cc								
<code>call Dest</code>	8	0								
ret	9	0								
<code>pushq rA</code>	A	0	rA	F						
<code>popq rA</code>	B	0	rA	F						

0 *always* (`jmp/rrmovq`)

1 `le`

2 `l`

3 `e`

4 `ne`

5 `ge`

6 `g`

Secondary opcodes: OPq

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA , rB	2	cc	rA	rB						
irmovq V , rB	3	0	F	rB			V			
rmmovq rA , $D(rB)$	4	0	rA	rB			D			
rrmovq $D(rB)$, rA	5	0	rA	rB			D			
OPq rA , rB	6	fn	rA	rB						
jCC $Dest$	7	cc								
call $Dest$	8	0								
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

- 0 add
- 1 sub
- 2 and
- 3 xor

Registers: rA , rB

byte:	0	1	2
halt	0	0	
nop	1	0	
rmmovq/cmovCC rA , rB	2	cc	rA rB
irmovq V , rB	3	0	F rB
rmmovq rA , $D(rB)$	4	0	rA rB
mrmmovq $D(rB)$, rA	5	0	rA rB
OPq rA , rB	6	ff	rA rB
jCC $Dest$	7	cc	
call $Dest$	8	0	
ret	9	0	
pushq rA	A	0	rA F
popq rA	B	0	rA F

0	%rax	8	%r8
1	%rcx	9	%r9
2	%rdx	A	%r10
3	%rbx	B	%r11
4	%rsp	C	%r12
5	%rbp	D	%r13
6	%rsi	E	%r14
7	%rdi	F	none

Immediates: V , D , $Dest$

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA , rB	2	cc	rA	rB						
irmovq V , rB	3	0	F	rB	V					
rmmovq rA , $D(rB)$	4	0	rA	rB	D					
rrmovq $D(rB)$, rA	5	0	rA	rB	D					
OPq rA , rB	6	fn	rA	rB						
jCC $Dest$	7	cc	$Dest$							
call $Dest$	8	0	$Dest$							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Immediates: V , D , $Dest$

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA , rB	2	cc	rA	rB						
irmovq V , rB	3	0	F	rB	V					
rmmovq rA , $D(rB)$	4	0	rA	rB	D					
rrmovq $D(rB)$, rA	5	0	rA	rB	D					
OPq rA , rB	6	fn	rA	rB						
jCC $Dest$	7	cc	$Dest$							
call $Dest$	8	0	$Dest$							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

using YAS

download HCLRS (we'll use it later)

extract the archive

run make

example.js

example.js:

```
irmovq $100, %rax  
irmovq $1, %rcx  
irmovq $10, %rdx
```

loop:

```
subq %rdx, %rax  
subq %rcx, %rdx  
jg loop  
halt
```

example.yo

run tools/yas example.ys

example.yo:

0x000:	30f064000000000000000000		irmovq \$100, %rax
0x00a:	30f101000000000000000000		irmovq \$1, %rcx
0x014:	30f20a000000000000000000		irmovq \$10, %rdx
0x01e:			loop:
0x01e:	6120		subq %rdx, %rax
0x020:	6112		subq %rcx, %rdx
0x022:	761e00000000000000000000		jg loop
0x02b:	00		halt

Y86-64 encoding (1)

```
long addOne(long x) {  
    return x + 1;  
}
```

x86-64:
movq %rdi, %rax
addq \$1, %rax
ret

Y86-64 translation?

A

```
rrmovq %rdi, %rax  
addq $1, %rax  
ret
```

B

```
rrmovq %rdi, %rax  
irmovq $1, %rax  
addq %rax, %rdi  
ret
```

C

```
irmovq $1, %rax  
addq %rdi, %rax  
ret
```

D

```
rrmovq %rdi, %rax  
irmovq $1, %rdi  
addq %rdi, %rax  
ret
```

Y86-64 encoding (2)

addOne:

```
irmovq    $1,    %rax  
addq      %rdi,  %rax  
ret
```

★

3	0	F	%rax	01 00 00 00 00 00 00 00
---	---	---	------	-------------------------

Y86-64 encoding (2)

addOne:

```
irmovq    $1,    %rax  
addq      %rdi, %rax  
ret
```

★

3	0	F	0	01 00 00 00 00 00 00 00
---	---	---	---	-------------------------


Y86-64 encoding (2)

addOne:

```
irmovq    $1,    %rax
```

```
addq      %rdi, %rax
```

```
ret
```




Y86-64 encoding (2)

addOne:

```
irmovq    $1,    %rax
```

```
addq      %rdi, %rax
```

```
ret
```




Y86-64 encoding (2)

addOne:

irmovq \$1, %rax

addq %rdi, %rax


ret



Y86-64 encoding (2)

addOne:

```
irmovq    $1,    %rax  
addq      %rdi, %rax  
ret
```



30 F0 01 00 00 00 00 00 00 00 60 70 90

Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative

6	add	%rax	%rax
---	-----	------	------

Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative

★ 6 add %rax %rax

Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative

★

6	0	0	0
---	---	---	---


Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative




Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative




Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative



Y86-64 decoding

```

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00

```

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

```
20 10 60 20 61 37 72 84 00 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00 00 00
```

exercise: types of first three instructions?

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
 20 12 20 01 70 68 00 00 00 00 00 00 00 00

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
 20 12 20 01 70 68 00 00 00 00 00 00 00 00

rrmovq %rcx, %rax

- ▶ 0 as cc: always
- ▶ 1 as reg: %rcx
- ▶ 0 as reg: %rax

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC <i>rA</i> , <i>rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V</i> , <i>rB</i>	3	0	F	<i>rB</i>	<i>V</i>					
rmmovq <i>rA</i> , <i>D(rB)</i>	4	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
mrmovq <i>D(rB)</i> , <i>rA</i>	5	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
OPq <i>rA</i> , <i>rB</i>	6	<i>fn</i>	<i>rA</i>	<i>rB</i>						
jCC <i>Dest</i>	7	cc	<i>Dest</i>							
call <i>Dest</i>	8	0	<i>Dest</i>							
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00 00
 20 12 20 01 70 68 00 00 00 00 00 00 00 00 00

rrmovq %rcx, %rax

addq %rdx, %rax

subq %rbx, %rdi

► 0 as fn: add

► 1 as fn: sub

byte:

halt

nop

rrmovq/cmovCC rA, rB

irmovq V, rB

rrmovq rA, D(rB)

mrmovq D(rB), rA

OPq rA, rB


jCC Dest

call Dest

ret

pushq rA

popq rA



Y86-64 decoding

```

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00

```

rrmovq %rcx, %rax

addq %rdx, %rax

subq %rbx, %rdi

j^l 0x84

► 2 as cc: ^l (less than)

► hex 84 00... as little endian *Dest*:
0x84

byte:

halt

nop

rrmovq/cmovCC *rA*, *rB*

irmovq *V*, *rB*

rrmovq *rA*, *D(rB)*

mrmovq *D(rB)*, *rA*

OPq *rA*, *rB*


jCC *Dest*

call *Dest*

ret

pushq *rA*

popq *rA*



Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
 20 12 20 01 70 68 00 00 00 00 00 00 00 00


```
rrmovq %rcx, %rax
addq   %rdx, %rax
subq   %rbx, %rdi
jl      0x84
rrmovq %rcx, %rdx
rrmovq %rax, %rcx
jmp     0x68
```

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC <i>rA</i> , <i>rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V</i> , <i>rB</i>	3	0	F	<i>rB</i>	<i>V</i>					
rmmovq <i>rA</i> , <i>D(rB)</i>	4	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
mrmmovq <i>D(rB)</i> , <i>rA</i>	5	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
OPq <i>rA</i> , <i>rB</i>	6	fn	<i>rA</i>	<i>rB</i>						
jCC <i>Dest</i>	7	cc	<i>Dest</i>							
call <i>Dest</i>	8	0	<i>Dest</i>							
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						

describing hardware

how do we describe hardware?

pictures?



circuits with pictures?

yes, something you can do

such commercial tools exist, but...

not commonly used for processors

hardware description language

programming language for hardware

(typically) text-based representation of circuit

often abstracts away details like:

- how to build arithmetic operations from gates

- how to build registers from transistors

- how to build memories from transistors

- how to build MUXes from gates

- ...

those details also not a topic in this course


our tool: HCLRS

built for this course


assumes you're making a processor

somewhat different from textbook's HCL

circuits: wires




circuits: wires




binary value — actually voltage

circuits: wires




circuits: wire bundles



circuits: wire bundles

26  26

same as

1  1
1
0
1
0

$$11010 = 26$$

circuits: wire bundles

$$26 \text{ --- } 26$$

same as


26  26

same as

1		1
1		1
0		0
1		1
0		0

$$11010 = 26$$


circuits: wire bundles



same as




same as



$$11010 = 26$$


circuits: wire bundles



same as







same as



$$11010 = 26$$


circuits: gates



circuits: logic

want to do calculations?

generalize gates:




circuits: logic

want to do calculations?

generalize gates:

output wires contain result of function on input
changes as input changes (with delay)



circuits: logic

want to do calculations?

generalize gates:

output wires contain result of function on input
changes as input changes (with delay)

need not be same width as output

12




"logic"



$\text{function}(12) = ??$

HCLRS: wire (bundle)s





`wire foo : 5; foo = 0b11010;` *OR*

`wire foo : 5; foo = 26;` *OR*

`wire foo : 5; foo = 0x1a;`

HCLRS: wire (bundle)s





wire **foo** : 5; foo = 0b11010; *OR*

wire **foo** : 5; foo = 26; *OR*

wire **foo** : 5; foo = 0x1a;

name

HCLRS: wire (bundle)s





wire foo : 5; foo = 0b11010; *OR*

wire foo : 5; foo = 26; *OR*

wire foo : 5; foo = 0x1a;

width (in bits)

HCLRS: wire (bundle)s



wire foo : 5; foo = 0b11010; *OR*

wire foo : 5; foo = 26; *OR*


wire foo : 5; foo = 0x1a;

assignment

indicates wire is *connected* to value

HCLRS: gates + calculations (1)

```
wire a : 2; wire b : 2; wire c : 2;  
c = b & a;  
a = 0b10;  
b = 0b11;
```




HCLRS: gates + calculations (1)

```
wire a : 2; wire b : 2; wire c : 2;  
c = b & a;  
a = 0b10;  
b = 0b11;
```

same as

```
a = 0b10;  
b = 0b11;  
c = b & a;
```

order doesn't matter
connected or not



HCLRS: gates + calculations (1)

```
wire a : 2; wire b : 2; wire c : 2;
```


```
c = b & a;
```

```
a = 0b10;
```

```
b = 0b11;
```

C-like expressions supported

0b10 & 0b11 = 0b10



HCLRS: gates + calculations (2)


```
wire a : 2; wire b : 2; wire c : 2;
```

```
c = b + a; /* was b & a */
```

```
a = 0b10;
```

```
b = 0b11;
```

more than bitwise operators supported
 $0b10 + 0b11 = 0b101 \rightarrow 0b01$ (extra bits lost)



backup slides