

SEQ part 4 / pipelining 0

last time

building processors: add MUX for each decision

single-cycle processor timing

- storage (memory, registers, register file) write at rising edge

- therefore, rising edge changes storage outputs = other circuit inputs

- everything else adjusts as their inputs change

- clock signal long enough to give storage stable inputs (at rising edge)

so-called “stages”

- conceptual division of the processor (later: timing division)

- fetch (read instruction; split into pieces; *compute next instruction addr*)

- ‘decode’ (read from register file)

- execute (ALU operation; condition codes)

- memory (setup data memory access)

- writeback (setup write to register file)

- PC update (setup next PC value)

SEQ: instruction fetch

read instruction memory at PC

split into separate wires:

icode:ifun — opcode


rA, rB — register numbers

valC — call target or mov displacement

compute next instruction address:

valP — $PC + (\text{instr length})$

instruction fetch




SEQ: instruction “decode”


read registers

valA, **valB** — register values

instruction decode (1)




instruction decode (1)



exercise: for which instructions would there be a problem ?
nop, addq, mrmovq, rmmovq, jmp, pushq

instruction decode (1)



SEQ: srcA, srcB

always read rA, rB?

Problems:

- push rA

- pop

- call


- ret

book: extra signals: srcA, srcB — computed input register

MUX controlled by icode


SEQ: possible registers to read

instruction	srcA	srcB
halt, nop, jCC, irmovq	none	none
cmovCC, rrmovq	rA	none
rrmovq	none	rB
rmmovq, OPq	rA	rB
call, ret	none?	%rsp
pushq, popq	rA	%rsp




SEQ: possible registers to read

instruction	srcA	srcB
halt, nop, jCC, irmovq	none	none
cmovCC, rrmovq	rA	none
rrmovq	none	rB
rmmovq, OPq	rA	rB
call, ret	none?	%rsp
pushq, popq	rA	%rsp



instruction decode (2)



SEQ: execute

perform ALU operation (add, sub, xor, and)


valE — ALU output

read prior condition codes


Cnd — condition codes based on ifun (instruction type for jCC/cmovCC)

write new condition codes


using condition codes: cmov



execute (1)



execute (1)




exercise: which of these instructions would there be a problem ?
nop, addq, mrmovq, popq, call,

SEQ: ALU operations?

ALU inputs always **valA**, **valB** (register values)?

no, inputs from instruction: (Displacement + rB)

mrmovq
rmmovq




no, constants: (rsp +/- 8)

pushq
popq
call
ret

extra signals: **aluA**, **aluB**

computed ALU input values

execute (2)




SEQ: Memory


read or write data memory

valM — value read from memory (if any)

memory (1)



memory (1)



exercise: which of these instructions would there be a problem ?
nop, rmmovq, mrmovq, popq, call,

SEQ: control signals for memory

read/write — read enable? write enable?

Addr — address

mostly ALU output


special cases (need extra MUX): `popq`, `ret`

Data — value to write

mostly `valA`

special cases (need extra MUX): `call`


memory (2)




SEQ: write back

write registers


write back (1)



write back (1)



write back (1)




exercise: which of these instructions would there be a problem ?
nop, irmovq, mrmovq, rmmovq, addq, popq

SEQ: control signals for WB


two write inputs — two needed by popq
valM (memory output), valE (ALU output)

two register numbers
dstM, dstE


write disable — use dummy register number 0xF



write back (2a)



write back (2b)




SEQ: Update PC

choose value for PC next cycle (input to PC register)


usually valP (following instruction)

exceptions: **call**, **jCC**, **ret**

PC update




circuit: setting MUXes




MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...
Exercise: what do they select when running `addq %r8, %r9`?

circuit: setting MUXes




MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...
Exercise: what do they select when running `addq %r8, %r9`?

circuit: setting MUXes




MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...
Exercise: what do they select when running `addq %r8, %r9`?

circuit: setting MUXes




MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...
Exercise: what do they select for **rmmovq**?

circuit: setting MUXes




MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...
Exercise: what do they select for **rmmovq**?

circuit: setting MUXes




MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...
Exercise: what do they select for `irmovq`?

circuit: setting MUXes




MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...
Exercise: what do they select for `mrmovq`?

circuit: setting MUXes




MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...
Exercise: what do they select for **jle**?

circuit: setting MUXes




MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...
Exercise: what do they select for `cmovle`?

circuit: setting MUXes




MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...
Exercise: what do they select for **ret**?

circuit: setting MUXes




MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...
Exercise: what do they select for **popq**?

circuit: setting MUXes





MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...
Exercise: what do they select for **call**?


Human pipeline: laundry




Human pipeline: laundry




Waste (1)




Waste (1)




Waste (2)




Latency — Time for One




Latency — Time for One




Latency — Time for One



Throughput — Rate of Many




Throughput — Rate of Many




$$\frac{1 \text{ load}}{0.83\text{h}} = 1.2 \text{ loads/h}$$



Throughput — Rate of Many




times three circuit




times three circuit




times three circuit





100 ps latency \Rightarrow 10 results/ns throughput



times three and repeat



times three and repeat



backup slides

comparing to yis

```
$ ./hclrs nopjmp_cpu.hcl nopjmp.yo
```

```
...  
...
```

```
+----- (end of halted state) -----+
```

```
Cycles run: 7
```

```
$ ./tools/yis nopjmp.yo
```

```
Stopped in 7 steps at PC = 0x1e.  Status 'HLT', CC Z=1 S=0 O=0
```

```
Changes to registers:
```

```
Changes to memory:
```

HCLRS summary

declare/assign values to **wires**

MUXes with

```
[ test1: value1; test2: value2; 1: default; ]
```

register banks with **register** i0:

next value on i_name; current value on O_name

fixed functionality

register file (15 registers; 2 read + 2 write)

memories (data + instruction)

Stat register (start/stop/error)