changelog

Changes since first lecture:

14 October 2021: add quiz review slides

last time

combining forwarding with stalling

forwarding with different pipelines

control hazards

don't know correct PC value in time

branch prediction

guess outcome of conditional jump correct wrong guess by "squashing" incorrect instructions

quiz Q1

"Which of the following assembly snippets would exercise a data hazard if executed on the processor described above?"

need to know how instructions divided into stages

if processor handles hazard through stalling or forwarding: still a hazard

quiz Q3

mrmovq (%rcx), %rax
subq %rcx, %rax

cycle # 0 1 2 3 4 5 6 7 8 9 F D E MW F D D E MW

quiz Q4 (irmovq)

- addq %r8, %r9 subq %r9, %r10 irmovq \$42, %r9
- forwarding to irmovq?
- don't need it irmovq doesn't read

if you wanted to, how would you avoid in HCLRS? set reg_srcB to REG_NONE for irmovq (and similar) special case on forwarding MUX (not recommended)

- do we need to avoid?
 - not in this case, but...

don't want to end up stalling based on detecting false load/use hazard

quiz Q5+6

cycle # 0 1 2 3 4 5 6 7 8 9 DE1E2 M addg %rcx, %rdx F W jle foo D E1 E2 M F W foo: rrmovq (mispredict) D E1 F irmovq (mispredict) F D rmmovq (mispredict) F DE1E2 M W xorq F

quiz Q5+6 (alt)

cycle #

0

F

addg %rcx, %rdx jle foo foo: rrmovq (mispredict) nop (after squashing) irmovq (mispredict) nop (after squashing) rmmovq (mispredict) nop (after squashing) xorq







HCLRS signals

```
register aB {
...
}
```

HCLRS: every register bank has these MUXes built-in

exercise

register	aB {					
<pre>value : 8 = 0xFF; }</pre>			stall: keep old value			
• • •			bubble: store default value			
time	a_value	B_value	stall_B	bubble_B		
0	0x01	0xFF	0	0		
1	0x02	???	1	Θ		
2	0x03	???	0	0		
3	0x04	???	0	1		
4	0x05	???	0	0		
5	0x06	???	0	0		
6	0x07	???	1	0		
7	0x08	???	1	Θ		
8		???				

exercise result

register aB {
 value : 8 = 0xFF;
}

• • •

time	a_value	B_value	stall_B	bubble_B
0	0x01	0xFF	0	0
1	0x02	0x01	1	0
2	0x03	0x01	0	0
3	0x04	0x03	0	1
4	0x05	0xFF	0	0
5	0x06	0x05	0	0
6	0x07	0x06	1	0
7	0x08	0x06	1	0
8		0x06		

exercise: squash + stall (1)

time	fetch	decode	execute	memory	writeback



stall (S) = keep old value; normal (N) = use new value bubble (B) = use default (no-op);

exercise: what are the ?s write down your answers, then compare with your neighbors

exercise: squash + stall (1)

time	fetch	decode	execute	memory	writeback
1					



stall (S) = keep old value; normal (N) = use new value bubble (B) = use default (no-op);

exercise: squash + stall (2)

time	fetch	decode	execute	memory	writeback
------	-------	--------	---------	--------	-----------



stall (S) = keep old value; normal (N) = use new value bubble (B) = use default (no-op);

exercise: squash + stall (2)

time	fetch	decode	execute	memory	writeback
1					



stall (S) = keep old value; normal (N) = use new value bubble (B) = use default (no-op);

exercise: what are the ?s write down your answers, then compare with your neighbors

exercise: squash + stall (2)

time fetch	decode	execute	memory	writeback



stall (S) = keep old value; normal (N) = use new value bubble (B) = use default (no-op);

implementing stalling + prediction

need to handle updating PC:

stalling: retry same PC prediction: use predicted PC misprediction: correct mispredicted PC

need to updating pipeline registers: repeat stage in stall: keep same values don't go to next stage in stall: insert nop values ignore instructions from misprediction: insert nop values

stalling: bubbles + stall

cycle ⋕	0	1	2	3	4	5	6	7	8
<pre>mrmovq 0(%rax), %rbx</pre>	F	D	Е	М	W				
<pre>subq %rbx, %rcx</pre>		F	D	D	Е	М	W		
inserted nop				Е	М	W			
irmovq \$10, %rbx			F	F	D	Е	М	W	

•••

need way to keep pipeline register unchanged to repeat a stage (*and* to replace instruction with a nop)

stalling: bubbles + stall

...



keep same instruction in cycle 3 during cycle 2: stall_D = 1 stall_F = 1 or extra f_pc MUX

need way to keep pipeline register unchanged to repeat a stage (*and* to replace instruction with a nop)

stalling: bubbles + stall

...

cycle # 0 1 2 3 4 5 6 8 F D E M mrmovq 0(%rax), %rbx W subg %rbx, %rcx F D D Е М W inserted nop Ε М W irmovg \$10, %rbx F М

insert nop in cycle 3 during cycle 2: bubble_E = 1

need way to keep pipeline register unchanged to repeat a stage (*and* to replace instruction with a nop)

jump misprediction: bubbles



need option: replace instruction with nop ("bubble")

time	fetch	decode	execute	memory	writeback
------	-------	--------	---------	--------	-----------



4 rmmovg [?] addg [?] jne (use ZF) subg

time	fetch	decode	execute	memory	writeback
------	-------	--------	---------	--------	-----------



4 rmmovq [?] addq [?] jne (use ZF) subq





bubble (B) = use default (no-op);



squashing HCLRS

```
just_detected_mispredict =
    e_icode == JXX && !e_branchTaken;
bubble_D = just_detected_mispredict || ...;
bubble_E = just_detected_mispredict || ...;
```

ret bubbles



need option: replace instruction with nop ("bubble")



2	wait for ret	ret	call
---	--------------	-----	------

3 wa	ait for ret	nothing	ret	call ((store)
------	-------------	---------	-----	--------	---------





4 wait for ret nothing nothing ret (load) call	
------------------------------------------------	--





HCLRS bubble example

```
register fD {
    icode : 4 = NOP;
    rA : 4 = REG_NONE;
    rB : 4 = REG NONE:
    . . .
};
wire need_ret_bubble : 1;
need_ret_bubble = ( D_icode == RET ||
                     E icode == RET ||
                     M icode == RET );
bubble_D = ( need_ret_bubble ||
             ... /* other cases */ );
```
building the PC update (one possibility) (1) normal case: PC \leftarrow PC + instr len



(1) normal case: $PC \leftarrow PC + instr$ len

(2) immediate: call/jmp, and *prediction* for cond. jumps



(1) normal case: $PC \leftarrow PC + instr$ len

(2) immediate: call/jmp, and *prediction* for cond. jumps

(3) repeat previous PC for stalls (load/use hazard, halt, ret?)



(1) normal case: $PC \leftarrow PC + instr$ len

- (2) immediate: call/jmp, and *prediction* for cond. jumps
- (3) repeat previous PC for stalls (load/use hazard, halt, ret?)

(4) correct for misprediction of conditional jump



- (1) normal case: $PC \leftarrow PC + instr$ len
- (2) immediate: call/jmp, and *prediction* for cond. jumps
- (3) repeat previous PC for stalls (load/use hazard, halt, ret?)
- (4) correct for misprediction of conditional jump
- (5) correct for missing return address for ret

immediate value

return address from ret





- (1) normal case: $PC \leftarrow PC + instr$ len
- (2) immediate: call/jmp, and *prediction* for cond. jumps
- (3) repeat previous PC for stalls (load/use hazard, halt, ret?)
- (4) correct for misprediction of conditional jump
- (5) correct for missing return address for ret



PC update overview

predict based on instruction length + immediate

- override prediction with stalling sometimes
- correct when prediction is wrong just before fetching retrieve corrections from pipeline register outputs for jCC/ret instruction

above is what textbook does

alternative: could instead correct prediction just before setting PC register

retrieve corrections into PC cycle before corrections used moves logic from beginning-of-fetch to end-of-previous-fetch

I think this is more intuitive, but consistency with textbook is less confusing...

after forwarding/prediction

where do we still need to stall?

memory output needed in fetch
 ret followed by anything
memory output needed in exceute
 mrmovq or popq + use
 (in immediatelly following instruction)

overall CPU

- 5 stage pipeline
- 1 instruction completes every cycle except hazards
- most data hazards: solved by forwarding
- load/use hazard: 1 cycle of stalling
- jXX control hazard: branch prediction + squashing 2 cycle penalty for misprediction (correct misprediction after jXX finishes execute)
- ret control hazard: 3 cycles of stalling (fetch next instruction after ret finishes memory)

recall: data/instruction memory

model in CPU: one cycle per access

but earlier — had to talk to memory on different chip

can't do that in one cycle

solution: keep copies of part of memory ("cache") copy can be accessed quickly hope: almost always use copy?



- Clock Generator



Image: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)



- Clock Generator



Image: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)



29



- Clock Generator



Image: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)



29



- Clock Generator



amage: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)





- Clock Generator



amage: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)





Registers L1 cache L2 cache L3 cache main memory

· Clock Generator



Image: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)



- Clock Generator



Image: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)



cache: real memory address value Data Memory AKA L1 Data Cache input (if writing) ready? write enable L2 Cache

the place of cache read 0xABCD? read 0x1234? read 0xABCD? RAM or CPU Cache another cache 0xABCD is 1000 0xABCD is 1000 0x1234 is 4000

memory hierarchy goals

performance of the fastest (smallest) memory
 hide 100x latency difference? 99+% hit (= value found in cache) rate

capacity of the largest (slowest) memory

memory hierarchy assumptions

temporal locality

"if a value is accessed now, it will be accessed again soon" caches should keep recently accessed values

natural properties of programs — think about loops

locality examples

```
double computeMean(int length, double *values) {
    double total = 0.0;
    for (int i = 0; i < length; ++i) {
        total += values[i];
    }
    return total / length;
}</pre>
```

temporal locality: machine code of the loop

spatial locality: machine code of most consecutive instructions
temporal locality: total, i, length accessed repeatedly
spatial locality: values[i+1] accessed after values[i]

Cache

Memory

value					
00	00				
00	00				
00	00				
00	00				

cache block: 2 bytes

addresses	bytes
00000-00001	$00 \ 11$
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1

Cache

Memory

value					
00	00				
00	00				
00	00				
00	00				

cache block: 2 bytes

addresses	bytes
00000-00001	$00 \ 11$
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1
•••	

read byte at 01011?

exactly one place for each address spread out what can go in a block

Memory

10000 - 10001

...

F0 F1

index	value	addresses			bytes		
00	00 00	≮→ 00	00	0-00	001	00	11
01	00 00	≰`≁00	01	0-00	<mark>01</mark> 1	22	33
10	00 00	*`,-`,- ≁00	10	0-00	101	55	55
11	00 00	,-`,-`,+00	11	0-00	<mark>11</mark> 1	66	77
		``\`\ ` 01	00	0-01	<mark>00</mark> 1	88	99
cache block: 2	bytes	```` `0 1	01	0-01	<mark>01</mark> 1	AA	BB
direct-mapped		` ` *01	10	0-01	101	CC	DD
		` 01	11	0-01	111	EE	FF

read byte at 01011?

exactly one place for each address spread out what can go in a block

...

Cache		Memory						
index	value	ue addresses			b	yt	es	
00	00 00	≮→ 00	00	0-00	00	10	0	11
01	00 00	* ` ≁ 00	01	0-00	01	1 2	2	33
10	00 00	* ^,-`,- → 00	10	0-00	10	1 5	5	55
11	00 00	↓ `,-`, + 00	11	0-00	11	16	6	77
		[^] `\`\ `\ 101	00	0-01	00	18	8	99
cache block: 2	bytes	` <u>`</u> ` ` 01	01	0-01	01	1 A	Α	BB
direct-mapped		`\`*01	10	0-01	10	1 C	C	DD
		101	11	0-01	11	1 E	E	FF
		10	00	0-10	00	1 F	0	F1

...

read byte at 01011?

exactly one place for each address spread out what can go in a block

y

index	value addresses		byt	es
00	00 00	►+00000-00001	00	11
01	00 00	★+00010-00011	22	33
10	00 00	★ +00100-00101	55	55
11	00 00	, -`,-`,+00110-00111	66	77
	I .	`\`\`\`01000-01001	88	99
cache block: 2 bytes $\sqrt{01010-01011}$				BB
direct-mapped		01100-01101	CC	DD
		01110-01111	EE	FF
		10000-10001	F0	F1



00

BB 00

00

invalid, fetch

C	ache		
valid		va	lue
0		00	00
1		AA	BB
0		00	00
0		00	00
	C valid 0 1 0 0	Cache valid 0 1 0 0	Cache valid val 0 00 1 AA 0 00 0 00

cache block: 2 bytes direct-mapped

addresses	bytes
00000-00001	$00 \ 11$
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA <mark>BB</mark>
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1
•••	•••

Memory

invalid, fetch

Cache					Memory			
					value from 01010 or 00010?			
index	valid	tag	value	l		addresses	bytes	
00	0	00	00 00]		00000-00001	00 11	
01	1	01	AA BB			00010-00011	22 33	
10	0	00	00 00			00100-00101	55 55	
11	0	need <mark>t</mark>	ag to k	nc	w	00110-00111	66 77	
						01000-01001	88 99	
cache	e bloo	ck: 2	bytes			01010 - 01011	AA BB	
direc	t-map	oped			01100-01101	CC DD	' 	
	-	-				01110-01111	EE FF	
						10000-10001	F0 F1	
						•••	•••	

invalid, fetch

Cache

index	valid	tag	value
00	0	00	00 00
01	1	01	AA BB
10	0	00	00 00
11	0	00	00 00

cache block: 2 bytes direct-mapped

Memory

addresses	bytes
00000-00001	00 11
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1

cache operation (read)

0b1110010





cache operation (read)

cache operation (read)



backup slides












rearranged PC update in HCL

```
/* replacing the PC register: */
register fF {
    predictedPC: 64 = 0;
}
/* actual input to instruction memory */
рс = Г
    conditionCodesSaidNotTaken : jumpValP;
        /* from later in pipeline */
    . . .
    1: F_predictedPC;
];
```

why rearrange PC update?

either works

correct PC at beginning or end of cycle? still some time in cycle to do so...

maybe easier to think about branch prediction this way?



exercise

path	time
add 2	50 ps
instruction memory	200 ps
register file read	125 ps
add	100 ps
register file write	125 ps



pipeline register delay: 10ps

how will throughput improve if we double the speed of the instruction memory?

- **A.** 2.00x **B.** 1.70x to 1.99x
- **C.** 1.60x to 1.69x **D.** 1.50x to 1.59x

E. less than 1.50x

exercise

path	time
add 2	50 ps
instruction memory	200 ps
register file read	125 ps
add	100 ps
register file write	125 ps



pipeline register delay: 10ps

how will throughput improve if we double the speed of the instruction memory?

- **A.** 2.00x **B.** 1.70x to 1.99x
- **C.** 1.60x to 1.69x **D.** 1.50x to 1.59x

E. less than 1.50x

59x
$$\frac{1}{135} \div \frac{1}{210} = 1.56 \text{x} - \text{D}$$