$\qquad$

## CS 3330 Exam 3 Fall 2018

Name: EXAM KEY

Computing ID: KEY
Letters go in the boxes unless otherwise specified (e.g., for C 8 write "C" not " 8 ").
Write Letters clearly: if we are unsure of what you wrote you will get a zero on that problem.
Bubble and Pledge the exam or you will lose points.
Assume unless otherwise specified:

- little-endian 64 -bit architecture
- \%rsp points to the most recently pushed value, not to the next unused stack address.
- questions are single-selection unless identified as select-all

Variable Weight: point values per question are marked in square brackets.
Mark clarifications: If you need to clarify an answer, do so, and also add a $\star$ to the top right corner of your answer box.
$\qquad$

Question 1 [ $\mathbf{2} \mathbf{~ p t ] : ~ W h i c h ~ o f ~ t h e ~ f o l l o w i n g ~ c o d e ~ s n i p p e t s ~ c o r r e c t l y ~ t r a n s f o r m s ~ a n ~} \times$ value of $0 \times 2345$ into $0 \times 3452$ ? Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.
 of this expression is an int or unsigned int or larger (no matter the type of x ), so it has extra digits on the front, but we understand assuming the result is maybe only 16 bits


Question 2 [ $\mathbf{2} \mathbf{~ p t}]: \quad$ Which of the snippets have the best temporal locality? (Assume n is large.)
A for (int i = 0; i < n; i++) \{ array[i] += i; \}
B for(int $i=0 ; i<n ; i++)$ \{ array[i] += array[n-i]; \}
C for (int $\mathbf{i}=0 ; i<n ; i++)\{\operatorname{array}[i \% 3]=i ;\}$
D for (int $\mathbf{i}=0 ; i<n ; i++)\{\operatorname{array}[i+n]=n ;\}$
E for (int $\mathbf{i}=0 ; i<n ; i++$ ) \{ array[n-i] = i; \}
Answer: C

Question 3 [2.0 pt]: Consider the following cache configuration:

- 2-way
- 16 block cache
- 32 byte cache blocks

When performing cache-blocked for a matrix multiplication of two large matrices of doubles using $K$ by $K$ blocks, the choice of value for $K$ would on the system would probably fall in what range? (Assume that doubles are 8 bytes.)
A less than 3

B between 3-5 (inclusive)
C between 6-7 (inclusive)
D between 8-9 (inclusive)
E 10 or greater
Answer: B
Answer: B

Question $4[\mathbf{2} \mathbf{p t}]$ : The TLB caches $\qquad$
A page table base registers
B page table entries for each level
C last-level page table entries
D data recently accessed by a process
E none of the above

$\qquad$

## Information for questions 5-9

The following questions ask about running the following assembly snippet on the processor. Unless otherwise stated, assume that the processor uses branch prediction and forwarding and is five stages, as described in the textbook. The assembly snippet is shown along with its machine code. Each line starts with the memory address of the machine code, followed by a list of bytes at that location, with the byte at the smallest address listed first. Each byte is written in hexadecimal. (Remember that the sub a, b subtracts a from $b$ and stores the result in b. ) (We have provide scrap paper use it for this question)


Question 5 [2.5 pt]: (see above) Suppose this code were run on a buggy version of the five-stage pipelined processor. If the code results in an infinite loop and does not terminate, which of the following could be the issue? for TPEGS reasons, give an extra .5 points (last option) and make out of 3 (TPEGS doesn't like pages with non-whole numbers of points Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.
 by subtracting \%rdi from \%rax)
$\qquad$

Question 6 [ $\mathbf{2 ~ p t}$ ]: (see above) When this code terminates, what value will be in \%rsp?
A $0 \times 1 \mathrm{f} 8$
B $0 \times 208$
C $0 \times 2$
D $0 \times 200$
E none of the above

Answer: D
Answer: D

Question 7 [ 2.0 pt ]: (see above) Which of the following is true about how this code would execute on this processor if it were changed? was written as 3 points on exam, actually should be 2 Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.

A $\square$ The memory address $0 \times 200$ contains the value $0 \times 1 \mathrm{~F}$
B $\quad \checkmark$ The value $0 \times 2$ in the instruction irmovq $\$ 0 \times 2$, \%rax could be replaced by any valid,
8 -byte value, and it would not alter the number of cycles that it takes to execute
C When this code terminates, \%rax contains the value $0 \times 0$
D $\quad \checkmark$ If the halt instruction were removed, the code would result in an infinite loop and would not terminate

Question 8 [ $\mathbf{2} \mathbf{~ p t}$ : (see above) What is the value of the condition codes SF and ZF when this code halts?
A $\mathrm{SF}=0$ and $\mathrm{ZF}=1$

B $\quad \mathrm{SF}=0$ and $\mathrm{ZF}=0$
C $\mathrm{SF}=1$ and $\mathrm{ZF}=1$
D $\mathrm{SF}=1$ and $\mathrm{ZF}=0$
E not enough information is provided; or the code does not halt


Answer: 17
Question 9 [ $\mathbf{2 ~ p t}]$ : (see above) If the first irmovq instruction is fetched during cycle 1 , during what cycle will the final halt instruction complete its writeback stage?

Question 10 [ $\mathbf{2} \mathbf{~ p t}]$ : Consider the following code:

```
char west[13] ="I saw the map";
char *point = west;
point += 2;
point[1] = 'e';
*(west + 1) = ' ';
```

After this executes, what is the value of the array west?
A "I saw the map"
B "I sew the map"
C "I ew the map"
D "I s w the map"
E none of the above

| Answer: B |
| :--- |
|  |

$\qquad$

## Information for questions 11-14

For these questions, consider a system with

- $64 \mathrm{~KB}\left(2^{16}\right.$ byte) pages
- 40-bit virtual addresses
- 36-bit physical addresses
- two-level page tables, with 16 byte page table entries and equal number of page table entries at each level
- a 1024-entry, 8-way TLB with a random replacement policy

Question 11 [2 pt]: (see above) If the second-level page table for virtual address $0 \times 1348151234$ is located at physical byte address $0 \times 100000$, then what is the address of the second-level page table entry for $0 \times 1348151234$ ? (Write your answer as a hexadecimal number.) also accept not enough information since version as written had different address the second time

| Answer: |
| :--- |
| 0x108150 |
| (half-credit for |
| 0x100815) |

Answer:
0x108150
(half-credit for 0x100815)

Question 12 [2 pt]: (see above) Accessing the virtual address $0 \times 1348151234$ will access the same TLB set as accessing the virtual address $\qquad$ Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.


Question 13 [ $\mathbf{2} \mathbf{~ p t ] : ~ ( s e e ~ a b o v e ) ~ W i t h ~ w h i c h ~ o f ~ t h e ~ f o l l o w i n g ~ d a t a ~ c a c h e ~ d e s i g n s ~ c o u l d ~ t h i s ~ s y s t e m ~ o v e r l a p ~}$ its TLB access with the set lookup for its data cache access? Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.

A $\downarrow$ a 4 -way, 128 KB data cache with 256 B blocks with an LRU replacement policy
B $\quad \checkmark$ a direct-mapped, 64 KB data cache with 64 B blocks
C an 8 -way, 1 MB data cache with 1024 B blocks with a random replacement policy
D a 2-way, 512 KB data cache with 64 B blocks with an LRU replacement policy

Question 14 [ $\mathbf{2} \mathbf{p t}]$ : (see above) What is the size of physical page numbers on this system? (Write your answer as a base-10 number of bits.)

| Answer: <br> bits | 20 |
| :--- | :--- |
|  |  |

$\qquad$

Question 15 [2 pt]: Compared to normal instructions, to be useful, vector instructions require
$\qquad$ Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.
A extra space in an out-of-order processor's instruction queue
B loops that use a result from a prior iteration to compute the result of each iteration
C


Question 16 [ 3.0 pt ]: Consider the following C function that deallocates a circular singly-linked list: was written as 2.5 points on exam

```
struct node {
    int value;
    struct node *next;
};
void freeLinkedList(node *root) {
    node *current = malloc(sizeof(struct node));
        current = root->next;
        while (current != root) {
            node *temp = current->next;
                free(current);
                current = temp;
        }
        free(root);
}
```

Which of the following statements about this code is true? Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.

| A | $\square$ |
| :--- | :--- |
| current->value should be free'd |  |
| B | $\checkmark$ |
| The current node should not be malloc'd |  |
| C | The temp node should be malloc'd |
| D | $\square$ |
| root->value should be free'd |  |
| E | The current node should not be free'd inside the while loop |
| F | The temp node should be free'd |

$\qquad$

## Information for questions 17-18

Consider the folllowing C function:

```
double squared_diffs(double *x, double *y, int N) {
    double result = 0.0;
    for (int i = 0; i < N; ++i) {
        double temp = x[i] - y[i];
        result += temp * temp;
    }
    return result;
}
```

Question 17 [ $\mathbf{2} \mathbf{~ p t}]$ : (see above) Which of the following optimizations (each of which might be performed by modifying the C code or by the compiler itself) would be useful on the above function? Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.
A $\square$ loop unrolling
B $\quad \checkmark$ using pointers to track the current location in $\mathbf{x}$ and y rather than the index $\mathbf{i}$
C cache blocking no, everything accessed once
D $\quad \checkmark$ using vector instructions

Question 18 [ $\mathbf{2} \mathbf{~ p t}]$ : (see above) Suppose one transforms the above $C$ code into a version that uses multiple accumulators to optimize the above function, but discovers that, with one particular processor and compiler, the function is no faster even though it was faster on some other combinations of processors and compilers. Which are possible reasons for this? Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.
A $\square$ the processor can only perform one multiplication at a time
B
C the processor has a larger TLB the processor has larger cache

D
$\checkmark$ the compiler ran out of registers for the accumulators

Question 19 [ 2 pt ]: Which of the following are true about linking? Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.

| A | $\square$ |
| :--- | :--- |
| Statically linked files must contain a symbol table to run properly. |  |
| B |  |
| Linked files contain assembly. |  |
| C |  |
| Linking occurs after the object file is generated. |  |
| D | The input to the linker is an executable file. |

$\qquad$

Question 20 [ $\mathbf{2} \mathbf{~ p t ] : ~ A s s u m e ~ a n ~ i n i t i a l l y ~ e m p t y ~} 16$ entry 8-way TLB with an LRU replacement policy on a system with 16 -byte pages and 1 byte page table entries and a page table base regitster value of $0 \times 100$. Given the following list of virtual addresses which are accessed, the TLB entry last evicted from the TLB is the one that was stored in the TLB because of what prior access?
$0 \times 124,0 \times 144,0 \times 154,0 \times 174,0 \times 134$
A $0 \times 154$
B $0 \times 144$
C $0 \times 174$
D $0 \times 124$
E none of the above nothing evicted; 8-ways

Answer: E

Question 21 [ 2 pt ]: Exceptions are triggered by $\qquad$ Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.
A


C

$\qquad$

## Information for questions 22-24

Consider a 3 -level page table on a sytem where pages are 256 bytes, page table entries are 2 bytes, and

- first level page tables contain 16 entries
- second level page tables contains 128 entries
- third level page tables contain 128 entries

Question 22 [ $\mathbf{2 ~ p t}]$ : (see above) What is the maximum possible space (in bytes) that the page tables for a single process can occupy? You may leave your answer as unsimplified arithmetic expression.

| Answer: $\quad 32+$ |
| :--- |
| $16 * 256+16$ |
| $* \quad 128 \quad * \quad 256$ |
| (half for forget- |
| ting to multi- |
| ply by page ta- |
| ble entry size) |

Question 23 [ $\mathbf{2} \mathbf{~ p t}]:$ (see above) If the page containing address $0 \times 100$ and containing the address $0 \times 10000$ are valid for a process, and no other pages are valid, how much spcae (in bytes) do the page tables for this process occupy? You may leave your answer

Answer: $32+$ $256+256 * 2$ as unsimplified arithmetic expression.

Question $24[\mathbf{2 ~ p t}]: \quad$ (see above) During a page table lookup, what is the value of the next address that is accessed given an initial virtual address of $0 \times 248567$ just after reading a second level page table entry containing physical page number $0 \times 34$ ?
A $0 x 340 \mathrm{~A}$
B $0 \times 3405$
C $0 \times 3402$
D $0 \times 3441$
E $0 \times 1534$
F $0 \times 4168$
Answer: A

G none of the above; or there is not enough information to answer

## Information for questions 25-26

Consider a system with:

- 2 level cache with 16 bytes pages
- page tables that are 1 page in size
- page entries are 1 byte in size, containing, from most significant bit to least:
- 4 bit physical page numbers,
- a valid bit,
- an execute bit,
- a write bit and
- a kernel mode bit

Question $25[\mathbf{2 p t}]$ : (see above) How many bits are used to index into the second level page table?

Question 26 [ $\mathbf{2 ~ p t}]$ : (see above) How much meta data is stored in the first level page table?
$\qquad$

Question 27 [2.0 pt]: Cache blocking can improve system performance by $\qquad$ Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.
A $\quad \checkmark$ improving the temporal locality of program
B reducing the cache hit time

C

| $\square \square$ | reducing the cache miss rate |
| :--- | :--- |
| $\square$ | improving the spacial locality of the program |

Question 28 [ $\mathbf{2 p t}$ ]: When an exception occurs, $\qquad$ will use the exception table in order to determine $\qquad$
A the processor / whether the processor was already in kernel mode when the exception occured
B the operating system / the address to set the program counter to
C the operating system / the address the program counter was set to before the exception handler was started

Answer: D

D the processor / the address to set the program counter to
E none of the above
Question 29 [ 2 pt$]$ : Which of the following C code snippets is likely to experience fewest cache misses assuming n is large?

Snippet A:

```
for (i=0; i<n; i++) {
        for (j=0; j<n; j++) {
                sum = 0.0;
                for (k=0; k<n; k++) {
                        sum += a[i][k]*b[k][j];
                }
                c[i][j] = sum;
        }
}
```

Snippet C:

## Snippet B:

```
for (k=0; k<n; k++) {
    for (i=0; i<n; i++) {
        r = a[i][k];
        for (j=0; j<n; j++)
            c[i][j] += r*b[k][j];
    }
}
```

Snippet D:

| Answer: B |
| :--- |
|  |

```
for (j=0; j<n; j++) {
        for (k=0; k<n; k++) {
        r = b[k][j];
        for (i=0; i<n; i++)
                c[i][j] += a[i][k]*r;
        }
}
```

```
for (j=n-1; j>=0; j--) {
    for (k=n-1; k>=0; k--) {
            r = b[k][j];
                for (i=0; i<n; i++)
            c[i][j] += a[i][k]*r;
        }
}
```

$\qquad$

## Information for questions 30-31

Consider the following two assembly snippets:
Snippet A:

```
addq $1, %rax
mulq %rax, %r8
addq $1, %rax
mulq %rax, %r8
```

Snippet B:

```
addq $2, %rax
mulq %rax, %r8
addq $2, %rbx
mulq %rbx,%r9
```

Question $30[\mathbf{2 ~ p t}]$ : (see above) Consider an (in-order) pipelined processor with the following pipeline stages:

- Fetch
- Decode
- Execute 1
- Execute 2
- Execute 3
- Memory
- Writeback

Assume that the results of ALU operations for addq and mulq instructions are not available until near the end of the execute 3 stage and any operands for those instructions need to be available near the beginning of the execute 1 stage. The processor uses forwarding to resolve data hazards when possible. On this processor, snippet A executes $\qquad$ than snippet B.
A three or more cycles slower
B two cycles slower
C one cycle slower
D as fast as
E one cycle faster
F two cycles faster
G three or more cycles faster

Question 31 [ $\mathbf{2} \mathbf{~ p t ] : ~ ( s e e ~ a b o v e ) ~ C o n s i d e r ~ a n ~ o u t - o f - o r d e r ~ p r o c e s s o r ~ w i t h ~ f o u r ~ p i p e l i n e d ~ t h r e e - c y c l e ~}$ multipliers and four pipelined one-cycle adders. On this processor, snippet A executes $\qquad$ than snippet B. (Assume the results of a multiplication or addition can be forwarded to another multiplication or addition with no additional delay and ignore the costs of instruction fetching, etc.)
A three or more cycles slower
B two cycles slower
C one cycle slower
D as fast as
E one cycle faster
F two cycles faster
G three or more cycles faster

Answer: A
Answer: A

Answer: D
$\qquad$

Question $32[2 \mathrm{pt}]$ : Which of the following operations are likely to require a system call? Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.
A $\square$ changing the contents of a file
B replacing values in the processor's cache

C
 allocating additional memory displaying a string on the screen

Question $33[2 \mathrm{pt}]$ : Consider the code below. What does it print out?

```
int left(){ printf("Frog left "); return 0; }
int right() {printf("Frog right "); return 1;}
int main(){
    printf(" %d ", right() || left());
}
```

A Frog left 1
B Frog right Frog left 1
Answer: D E
C Frog right Frog left 0
D Frog right 1
E none of the above question as printed did not have some needed )s, so syntax
$\square$ error was correct observation

Question 34 [ $\mathbf{2 ~ p t ] : ~ G i v e n ~ t h e ~ e x e c u t e a b l e ~ b e l o w ~ ( w r i t t e n ~ a s ~ a ~ s e q u e n c e ~ o f ~ h e x a d e c i m a l ~ b y t e ~ v a l u e s ) ~}$ what is the value \%rax when the program exits? The Y86-64 encoding is provided for reference. Assume that all registers start out with the value 0 , and the icode value for the subq instruction is 1 .


A 2
B 4
C 1
D 0

| Answer: D |
| :--- |
|  |

$\qquad$

Question 35 [ $\mathbf{2} \mathbf{~ p t ] : ~ I f ~ t h e ~ f o l l o w i n g ~ c o d e ~ i s ~ r u n ~ o n ~ a ~ b i g ~ e n d i a n ~ m a c h i n e ~ w h e r e ~ i n t s ~ a r e ~} 4$ bytes, what will it print out given the memory layout below?

```
int *x = (int*) 0x12;
printf("%d\n", *x);
```

| address | value |
| :--- | :--- |
| 0x15 | 0x00 |
| 0x14 | 0x01 |
| 0x13 | 0x00 |
| 0x12 | 0x00 |
| 0x11 | 0x00 |
| 0x10 | 0x02 |
| 0x09 | 0x00 |

A 512
B $131072\left(2^{17}\right)$
C $65536\left(2^{16}\right)$
D 128
E 256
F $32768\left(2^{15}\right)$
G none of the above

| Answer: E |
| :--- |
|  |

$\qquad$

```
Question 36 [2 pt]: Consider the following loops:
    Loop A:
    for (int i = 0; i < N; ++i)
```

    Loop B:
    for (int $i=0 ; i<N ;++i)$
A[i] *= A[i-1];
Loop C:
for (int $\mathbf{i}=0 ; i<N ;++i)$
A[i] -= A[i+1] + B[i];
Loop D:
for (int $\mathbf{i}=0 ; i<N ;++i)$ \{
if (B[i] > C[i]) \{
$A[i] \quad \star=B[i]+C[i] ;$
\} else \{
A[i] -= B[i] - C[i];
\}
\}

Which of the above loops are best suited to being optimized with vector instructions assuming the arrays A, B, and C do not overlap? loop B has dependency problem and loop D has a conditional, both of which are hard to deal with with vector isntructions effectively, but there are good arguments for both loop A and C.
A Loop D
B Loop A
C Loop C originally not marked correct; regraded outside of TPEGS on 15
December, check gradebook
D Loop B

Question 37 [ $\mathbf{2} \mathbf{~ p t}]$ : Consider the following program

```
int n = 1024;
int array[1024*1024];
for( i = 0; i < n; i++){
        array[i] += array[n*i];
}
```

Assuming that the program is running on machine with an initially empty 16 KB ( $2^{14}$ byte), 2-way set-associative cache with 32B blocks and LRU replacement policy, and array[0]'s address is a multiple of $2^{14}$. How many cache misses occur?

| Answer: $128+$ |
| :--- |
| $1024-1=1151$ |
| (was originally |
| miskeyed, |
| credit given |
| for correct an- |
| swers outside |
| of TPEGS) |

$1024-1=1151$
(was originally
miskeyed,
credit given
for correct an-
swers outside
of TPEGS)

Answer: B C
of TPEGS)
$\qquad$

## Information for questions 38-39

Consider a cache that has 2 ways, 8 sets, 8 bytes per cache block, and an LRU replacement policy. Assume that the cache is initially empty. Suppose 2 bytes at each of the following addresses are accessed (in the order written):

- 0xe28
- 0xe2a
- 0xd28
- $0 x b 2 e$
- $0 \times 868$

| Tag | Index | Offset | Hit/Miss/Evicting |
| :---: | :---: | :---: | :---: |
| 0xe28: 0b 111000 | 101 | 000 | Miss (set 0x5, way 1) |
| 0xe2a: 0b 111000 | 101 | 010 | Hit (set 0x5, way 1) |
| 0xd28: 0b 110100 | 101 | 000 | Miss (set $0 \times 5$, way 2) |
| 0xb2e: 0b 101100 | 101 | 110 | Evicting 0xe28 (set 0x5, way 1) |
| 0x868: 0b 100001 | 101 | 000 | Evicting 0xd28 (set 0x5, way 2) |
| Set \| Way 1 | Way 2 |  |  |
| 0x5 \| 0xe28 - 0xe2 | 0xd28 - 0xd2f |  |  |
| 0xb28 - 0xb2 | 0x868 - 0x86f |  |  |

Question 38 [ $\mathbf{2 ~ p t}]$ : (see above) Which of the following statements are true? Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.

| A | $\checkmark$ | If address $0 \times b 29$ were accessed next, it would be a hit |
| :--- | :--- | :--- |
| B | $\square$ | The cache would have a better hit rate if it used a random replacement policy |
| C | $\square$ | The cache would evict fewer values if it was direct mapped |
| D |  | If address $0 x d 2 b$ were accessed next, it would be a hit |

Question 39 [ $\mathbf{2} \mathbf{~ p t}]$ : (see above) How many cache misses will there be?
Answer: 4
Answer: 4

Question 40 [ $\mathbf{2} \mathbf{~ p t ] : ~ W h e n ~ s w i t c h i n g ~ b e t w e e n ~ t w o ~ p r o c e s s e s , ~ a n ~ o p e r a t i n g ~ s y s t e m ~ w i l l ~ s a v e ~ a n d / o r ~}$ restore $\qquad$ Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.

| A | $\checkmark$ the page table base register |  |
| :--- | :--- | :--- |
| B | $\checkmark$ | the program counter |
| C | $\square$ | the TLB's contents |
| C | the exception table base register |  |

$\qquad$

Question 41 [ $\mathbf{2} \mathbf{~ p t ] : ~ C o n s i d e r ~ a ~ 5 1 2 B , ~ 8 - w a y ~ s e t ~ a s s o c i a t i v e ~ T L B , ~ o n ~ a ~ s y s t e m ~}$ with 8 byte page table entries and 4 KB ( $2^{12}$ bytes) pages. When the virtual address

Answer: 0x22 $0 \times 112345$ is looked up in this TLB, what is the tag compared to? (Write your answer as a hexadecimal number.)

Question 42 [2 pt]: Pipelining improves upon a single cycle processor by $\qquad$ -. 5 points per wrong, minimum 0 Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.

A
$\square$ Decreasing the amount of time required for arithmetic when executing an instruction
Preventing data dependencies from making programs slower
Increasing the critical path length
Increasing the clock cycle length
$\checkmark$ Increasing the number of instructions that can execute at the same time

Question 43 [ $\mathbf{2} \mathbf{~ p t ] : ~ W h i c h ~ o f ~ t h e ~ f o l l o w i n g ~ a r e ~ t r u e ~ a b o u t ~ k e r n e l ~ m o d e ? ~ P l a c e ~ a ~} \checkmark$ in each box corresponding to a correct answer and leave other boxes blank.

A $\quad \checkmark$ more virtual pages can be accessed in kernel mode
B $\quad \checkmark$ exception handlers always run in kernel mode
C executing the ret instruction leaves kernel mode

D vector instructions always run in kernel mode

Question $44[2 \mathbf{p t}]$ : Which of the following are true about virtual memory? Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.
A $\quad \checkmark$ The translation used in virtual memory is managed by the operating system
B Virtual page numbers are stored in the TLB

C
D $\quad \checkmark$ Virtual memory allows two processes to share physical pages

## Pledge:

On my honor as a student, I have neither given nor received aid on this exam.

