$\qquad$

## CS 3330 Exam 1 Fall 2019

Name:

## Computing ID:

$\qquad$
Letters go in the boxes unless otherwise specified (e.g., for C 8 write "C" not " 8 ").
Write Letters clearly: if we are unsure of what you wrote you will get a zero on that problem.
Bubble and Pledge the exam or you will lose points.
Assume unless otherwise specified:

- little-endian 64 -bit architecture
- \%rsp points to the most recently pushed value, not to the next unused stack address.
- questions are single-selection unless identified as select-all

Variable Weight: point values per question are marked in square brackets.
Mark clarifications: If you need to clarify an answer, do so, and also add a $\star$ to the top right corner of your answer box.
$\qquad$

Information for questions 1-3
Suppose we wanted to add a rrswap rA, rB instruction to the single-cycle Y86 processor design shown below:


This instruction would take two registers and swap their values. For example, if \%rax initially contained $0 \times 1234$ and \%rbx initially conained $0 \times 5678$,then running rrswap \%rax, \%rbx would result in \%rbx containing $0 \times 1234$ and \%rax containing $0 \times 5678$.

Question 1 [ $\mathbf{2} \mathbf{~ p t}]$ : (see above) Which of the following changes would be helpful for implementing the instruction on the processor design shown above? Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.

A adjusting the MUXes controlling the ALU inputs to allow either inputs to be set to $\mathrm{R}[\mathrm{srcA}]$ 's value


Question 2 [ $\mathbf{2 ~ p t}]$ : (see above) The encoding for the rrswap instruction would probably be most similar to the encoding of $\qquad$
A addq
B irmovq
C popq
D pushq
Answer:

Question 3 [ $\mathbf{2} \mathbf{~ p t}]$ : (see above) When the rrswap instruction is executing, what should the srcB input to the register file select?
A the value $r B$ from the instruction
B it does not matter
C the constant register number for \%rsp
D another value (an additional input needs to be added to the MUX)
Answer:
$\qquad$

Question 4 [ $\mathbf{2} \mathbf{~ p t}]$ : Suppose one has a single-cycle processor with which takes 2000 ps per cycle. Suppose this processor is evenly divided into four pipeline stages, using registers with 100 ps of register delay for the added registers to support this pipelining. What would the best possible cycle time of the resulting processor be? (Write your answer as a number of picoseconds.)

Answer:

Question 5 [ $\mathbf{2} \mathbf{~ p t}]$ : Which of the following are more likely characteristics of RISCS ISAs than CISC ISAs? Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.


## Information for questions 6-7

Suppose an array of 232 -bit ints is written to address $0 x 007$. Assume that we are running on (little-endian) x86 machine and array $[0]=0 \times b a 5 e b a 11$ and array $[1]=0 \times 5 c a 1 a b 1 e$.

Question 6 [ $\mathbf{2} \mathbf{~ p t ] : ~ ( s e e ~ a b o v e ) ~ W h a t ~ b y t e ~ i s ~ s t o r e d ~ a t ~ a d d r e s s ~} 0 \times 003$ ?
Write your answer as a hexadecimal number. If the value is outside the array write unknown.

Question 7 [ $\mathbf{2} \mathbf{~ p t}]$ : (see above) What byte is stored at address $0 \times 007$ ? Write your answer as a hexadecimal number. If the value is outside the array write unknown.
Answer:

Answer:

Question 8 [ $\mathbf{2} \mathbf{~ p t}]$ : Consider a machine with 4 condition codes OF (overflow flag), SF(sign flag), Carry flag (CF), Zero flag. What flag(s) is/are set after the code executes? Assume all registers (including the flag registers) originally contain 0 .

```
addq $1, %rbx
subq $0xFFFFFFFD,%rcx
```

Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.

$\qquad$

Question 9 [ $\mathbf{2 ~ p t}]$ : Which of the files in the compilation pipeline include the relocation table? (Assume that static linking is used.) Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.


Information for questions 10-10
Using notation like $10 K, 2 M$, etc. where $K, M$, etc. represent powers of two.

Question $10[\mathbf{2 p t}]:$ (see above) Write $2^{23}$ compactly.
Answer:

Question 11 [ $\mathbf{2} \mathbf{~ p t}]:$ In the single-cycle processor design discussed in lecture and our textbook, which of the following instructions use the ALU result? Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.


Question 12 [ $\mathbf{2 ~ p t}]$ : What would we need to change to allow the y86 processor to be able to support the complex address mode used for the second parameter of: rmmovq \%rbx, 8(\%rbx, 4). Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.

| A | $\square$ the number of inputs to the data memory |
| :--- | :--- |
| B | control logic |
| C | the ISA |
| D | the number of inputs and/or outputs to the register file |

$\qquad$

## Information for questions 13-14



Selected register numbers: \%rax: 0,
\%rcx: 1, \%rdx: 2 \%rbx: 3.
Selected OPq fn values: add: 0 , sub: 1 , and: 2 , xor: 3 .
Consider the execution of a Y86 machine where the initial contents of memory are shown below.

On each line, an address is written before the colon; after the colon is a sequence of byte values written in hexadecimal. The first (leftmost) value is located at the address indicated, the second at that address plus 1, and so on.

Any memory location not specified is initially zero.
Execution starts at address $0 \times 00$ and continues until a halt instruction is reached
Assume all registers are initially zero and write your answers as hexadecimal number.

| $0 \times 00:$ | 50 | 00 | $0 A$ | 00 | 00 | 00 | 00 | 00 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $0 \times 08:$ | 00 | 00 | 60 | 00 | 70 | 03 | 00 | 00 |
| $0 \times 10:$ | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 |

Question 13 [ $2 \mathbf{p t}]$ : (see above) What is the two least significant bytes of the register \%rax?

Question $14[\mathbf{2 p t}]$ : (see above) What is the final value of the PC?

Answer:
$\square$

Answer:

Question 15 [ $\mathbf{2 ~ p t}]$ : Y86 does not support the x 86 instruction pushq (\%rbx). Which of the following assembly snippets are equivalent to this instruction? (; separates assembly instructions in the answers below.) Assume that \%rax is a temporary register that can be modified.
A rrmovq \%rbx, \%rax; add \%rsp, \%rbx;
B rmmovq \%rsp, 0(\%rbx); rrmovq \%rsp, \%rbx;
C pushq \%rbx; mrmovq (\%rsp), \%rbx
D mrmovq (\%rbx), \%rax; pushq \%rax
E rmmovq \%rbx, 8(\%rsp)

| Answer: |
| :--- |
|  |

F none of the above.
$\qquad$

Question 16 [ $\mathbf{2} \mathbf{~ p t}]$ : Which of the following are advantages of pipelining? Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.


Question $17[\mathbf{2 p t}]$ : Consider the C code below. Which of the following is a correct assembly translation of the function above? (A, B, C, or D)

```
int search(int c){
    while(c < 11){
            c += c;
        }
        return c;
}
```

A.

## search:

mov \%edi, \%eax
.L3:
cmp \$10, \%eax
jg .L1 add \%eax, \%eax jmp .L
.L1:
ret
C.
search:
mov \%edi, \%eax
cmp \$11, \%edi
jle .L2
xor \%eax, \%eax
.L2:
ret
C.
search:
\%edi, \%eax
le .L2
ret
B.

```
search:
        mov %edi, %eax
        .L3:
        cmp $11, %eax
        jle .L1
        add %eax, %eax
        jmp .L3
        .L1:
        ret
```

$\qquad$

Question 18 [2 pt]:


Consider the above circuit where the box labelled "add" is a combinatorial circuit that performs a 64 -bit integer addition, and each of the registers store a 64 -bit value and are rising-edge triggered like those we discussed in lecture. If the registers $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ initially store the values $1,0,0$ respectively, what is the value of register X after five rising edges of the clock? Write your answer as a base-10 number.

Question 19 [ $\mathbf{2} \mathbf{~ p t}]$ : Consider the following C code:

$$
p=\& p[2 * c] ;
$$

where

- c is declared as a long stored in \%rcx;
- p is declared as a short * (pointer to short) stored in \%rax; and This is equivalent to which x86-64 assembly instruction?
A lea (\%rax, \%rcx, 4), \%rax
B mov (\%rax, \%rcx, 8), \%rax
C lea (\%rcx, \%rax, 2), \%rax
D lea (\%rax, \%rcx, 8), \%rax
E none of the above

| Answer: |
| :--- |
|  |

Question 20 [ $\mathbf{2} \mathbf{~ p t}]$ : Consider the following $C$ function code where $x$ is a 32 -bit signed integer:

```
if (x < 0) {
        x = x*5;
}
```

Which of the following are equivalent? Assume all right shifts are arithmetic.
A $x+=(x \ll 4) \&(x \gg 31)$;
B $x+=(x \ll 4) \&(x \gg 30)$
C $x$ |= (x << 2);
D $x$ |= (x << 2) ^ (x >> 31);
E $x$ |= ( $x \ll 2$ ) \& ( $x$ >> 30);
F $x+=(x \ll 2) \&(x \gg 31)$;
G none of the above
$\qquad$

Question 21 [ $\mathbf{2 ~ p t}$ ]: Consider the following snippet of HCLRS code below. Assume DO, D1 and $S$ are 1-bit input signals, and I1, I2, and Out are 1-bit signals.

```
I1 = D0 & !S;
I2 = D1 & S;
Out = I1 | I2;
```

The code above computes the same value for Out as:
A Out = [ S == 1 : DO; S == 0 : D1; 1 : 0; ];
B Out = [ S == 0 : DO; S == 1 : D1; 1 : 0; ];
C Out = D0 ^ D1;
D Out = D0 + D1;
E none of the above


Question 22 [ $\mathbf{2 p t}$ ]: Given a 32-bit unsigned integer $\times$ which of the following $C$ snippets copies the least significant 12 bits of the integer into the second least significant 12 bits? For example, the integer (specified in hexadecimal) $0 \times 12345678$ should become $0 \times 12678678$. Place a $\checkmark$ in each box corresponding to a correct answer and leave other boxes blank.


## Pledge:

On my honor as a student, I have neither given nor received aid on this exam.

Your signature here

