

Y86-64

last time

wasted work in bitwise operators

- distributive property

- taking advantage of bitwise doing multiple OR/etc. at once

- “fan in” tree pattern

instruction set versus microarchitecture

big ISA decisions

- # of instructions? # of registers? variable v fixed encoding?

- 2 or 3 operand? condition codes?

RISC v CISC philosophies

- CISC: choose what's convenient for assembly writers

- RISC: expose hardware capabilities for compiler

typical RISC properties

- fewer, simpler instructions

- separate memory load/store instructions

quiz Q1

((x & 0xFF0F) >> 2) & 0xFF0)
(((abcd efg h ijk l mnop & 0xFF0F) >> 2) & 0xFF0)
((abcd efg h 0000 mnop >> 2) & 0xFF0)
(00ab cdef gh00 00mn & 0xFF0)
0000 cdef gh00 0000

((x & 0xFF0) >> 2) & 0xFF0F)
(((abcd efg h ijk l mnop & 0xFF0) >> 2) & 0xFF0F)
((0000 efg h ijk 0000 >> 2) & 0xFF0F)
(0000 00ef ghij kl00 & 0xFF0F)
0000 00ef 0000 kl00

0000 **cdef gh00 0000**
0000 00ef 0000 **kl00**

abcd efg h ijk l mnop → 0011 0011 0011 0000

quiz Q1 [alt]

((x & 0xFF0F) >> 2) & 0xFF0
(((???? abcd efg h ijk l mnop & 0xFF0F) >> 2) & 0xFF0
((0000 abcd efg h 0000 mnop >> 2) & 0xFF0)
(0000 00ab cdef gh00 00mn & 0xFF0)
0000 0000 cdef gh00 0000

((x & 0xFF0) >> 2) & 0xFF0F
(((???? abcd efg h ijk l mnop & 0xFF0) >> 2) & 0xFF0F
((0000 0000 efg h ijk l 0000 >> 2) & 0xFF0F)
(0000 0000 00ef ghij klo0 & 0xFF0F)
0000 0000 00ef 0000 klo0

0000 0000 **cdef gh00 0000**

0000 0000 00ef 0000 **kl00**

abcd efg h ijk l mnop → 0011 0011 0011 0000

quiz Q2+3

```
unsigned long swapAndFlip(unsigned long x) {
    unsigned long low = x & 0xFF; // least significant 8 bits of x
    unsigned long high = x >> 56; // most significant 8 bits of x
    // low with least/most significant bit of byte flipped
    // XOR with mask with most+least sig bits set to flip them
    unsigned long low_flip = low ^ 0x81; // 1000 0001
    // relocate low to most significant byte
    unsigned long low_flip_as_high = low_flip << 56;
    // everything but least/most significant byte
    // mask has every bit set but those in LSByte/MSByte
    unsigned long other_bits_of_x = x & 0x00FFFFFF00000000;
    return (
        low_flip_as_high |
        high |
        other_bits_of_x
    );
}
```

quiz Q4

instruction that finds the length of a string given a starting memory location

arbitrary number of memory accesses (typically memory accesses are separate instructions on RISC)

requires something like loop

✓ instruction that finds the index of the first zero byte in an 8-byte value stored in a register

funny arithmetic on a single register; can be implemented with no loop
(8 checks)

quiz Q5

adding a special "increment register by 1" instruction which needs fewer bytes of machine code than an equivalent "add constant to register" instruction

means we'll have more instruction since this must be in addition to normal adds

not likely to be more efficient to run in hardware than normal add
program size usually not major concern of RISC

✓ providing a "add constant to register" instruction whose machine code is always the same length, no matter how large the constant is

simplifies hardware by keeping instruction size constant

Y86-64 instruction set

based on x86

omits most of the 1000+ instructions

leaves

addq	jmp	pushq
subq	j CC	popq
andq	cmov CC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

Y86-64 instruction set

based on x86


omits most of the 1000+ instructions

leaves


addq	jmp	pushq
subq	j CC	popq
andq	cmov CC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

Y86-64: movq




Y86-64: movq



<code>irmovq</code>	<code>imovq</code>	<code>imovq</code>
<code>rrmovq</code>	<code>rmmovq</code>	<code>rimovq</code>
<code>mrmovq</code>	<code>mmmovq</code>	<code>rimovq</code>

Y86-64: movq



i rmovq ~~immovq~~

r rmovq r mmovq

m rmovq ~~mmmovq~~

Y86-64 instruction set

based on x86

omits most of the 1000+ instructions

leaves

addq	jmp	pushq
subq	j CC	popq
andq	cmov CC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

cmoveCC

conditional move

exist on x86-64 (but you probably didn't see them)

X86-64: register-to-register only

instead of:

```
jle skip_move  
rrmovq %rax, %rbx
```

skip_move:

```
// ...
```

can do:

```
cmoveg %rax, %rbx
```

halt

(x86-64 instruction called hlt)

X86-64 instruction halt

stops the processor

otherwise — something's in memory “after” program!

real processors: reserved for OS

Y86-64: specifying addresses

Valid: `rmmovq %r11, 10(%r12)`

Y86-64: specifying addresses

Valid: `rmmovq %r11, 10(%r12)`

Invalid: ~~`rmmovq %r11, 10(%r12,%r13)`~~

Invalid: ~~`rmmovq %r11, 10(,%r12,4)`~~

Invalid: ~~`rmmovq %r11, 10(%r12,%r13,4)`~~

Y86-64: accessing memory: exercise

$r12 \leftarrow \text{memory}[10 + r11] + r12$

Invalid: ~~addq 10(%r11), %r12~~

How to simulate *assuming overwriting %r11 is okay?*

- A. `rmmovq %r11, 10(%r11)`
`addq %r11, %r12`
- B. `addq %r12, %r11`
`mrmovq 10(%r11), %r11`
- C. `mrmovq 10(%r11), %r11`
`addq %r11, %r12`
`rmmovq %r12, 10(%r11)`
- D. `mrmovq 10(%r11), %r11`
`addq %r11, %r12`

Y86-64: accessing memory (1)

$r12 \leftarrow \text{memory}[10 + r11] + r12$

Invalid: ~~addq 10(%r11), %r12~~

Y86-64: accessing memory (1)

$r12 \leftarrow \text{memory}[10 + r11] + r12$

Invalid: ~~addq 10(%r11), %r12~~

Instead:

```
mrmovq 10(%r11), %r11  
/* overwrites %r11 */
```

addq %r11, %r12

Y86-64 constants (1)

```
irmovq $100, %r11
```

only instruction with non-address constant operand

Y86-64 constants (2)

r12 \leftarrow r12 + 1

Invalid: ~~addq \$1, %r12~~

Y86-64 constants (2)

$r12 \leftarrow r12 + 1$

Invalid: ~~addq \$1, %r12~~

Instead, need an extra register:

```
irmovq $1, %r11  
addq %r11, %r12
```

Y86-64: operand uniqueness

only one kind of value for each operand

instruction **name** tells you the kind

(why **movq** was ‘split’ into four names)

push/pop

pushq %rbx


$$\%rsp \leftarrow \%rsp - 8$$

$$\text{memory}[\%rsp] \leftarrow \%rbx$$

popq %rbx

$$\%rbx \leftarrow \text{memory}[\%rsp]$$

$$\%rsp \leftarrow \%rsp + 8$$




call/ret

call LABEL

push PC (next instruction address) on stack
jmp to LABEL address

ret

pop address from stack
jmp to that address



Y86-64 state

%rXX — 15 registers

~~%r15~~ missing

smaller parts of registers missing

ZF (zero), SF (sign), OF (overflow)

book has OF, we'll not use it

no cmp, use sub, etc. instead

CF (carry) missing

Stat — processor status — halted?

PC — program counter (AKA instruction pointer)

main memory

Y86-64 state

%rXX — 15 registers

~~%r15~~ missing

smaller parts of registers missing

ZF (zero), SF (sign), OF (overflow)

book has OF, we'll not use it

no cmp, use sub, etc. instead

CF (carry) missing

Stat — processor status — halted?

PC — program counter (AKA instruction pointer)

main memory

Y86-64 state

%rXX — 15 registers

~~%r15~~ missing

smaller parts of registers missing

ZF (zero), SF (sign), OF (overflow)

book has OF, we'll not use it

no cmp, use sub, etc. instead

CF (carry) missing

Stat — processor status — halted?

PC — program counter (AKA instruction pointer)

main memory

typical RISC ISA properties

fewer, simpler instructions

seperate instructions to access memory

fixed-length instructions

more registers

no “loops” within single instructions

no instructions with two memory operands

few addressing modes

Y86-64 instruction formats

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc			Dest					
call Dest	8	0			Dest					
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Secondary opcodes: cmovecc/jcc

byte:

	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovecc rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB						
rmmovq rA, D(rB)	4	0	rA	rB						
mrmovq D(rB), rA	5	0	rA	rB						
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc								
call Dest	8	0								
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

0 always (jmp/rrmovq)

1 le

2 l

3 e


4 ne Dest

5 ge Dest

6 g

Secondary opcodes: OPq

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB	add					
jCC Dest	7	cc			sub					
call Dest	8	0			and					
ret	9	0			xor					
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						



Registers: *rA*, *rB*

byte:

halt

nop

rrmovq/cmovCC *rA*, *rB*

irmovq *V*, *rB*

rmmovq *rA*, *D(rB)*

mrmovq *D(rB)*, *rA*

OPq *rA*, *rB*

jCC *Dest*

call *Dest*

ret

pushq *rA*

popq *rA*

0 1 2

0 0

1 0

2 cc rA rB

3 0 F rB

4 0 rA rB

5 0 rA rB

6 ff rA rB

7 cc

8 0

9 0

A 0 rA F

B 0 rA F

0

1

2

3

4

5

6

7

%rax

%rcx

%rdx

%rbx

%rsp

%rbp

%rsi

%rdi

8

9

A

B

C

D

E

F

%r8

%r9

%r10

%r11

%r12

%r13

%r14

none

Immediates: *V*, *D*, *Dest*

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC <i>rA</i> , <i>rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V</i> , <i>rB</i>	3	0	F	<i>rB</i>	<i>V</i>					
rmmovq <i>rA</i> , <i>D(rB)</i>	4	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
mrmovq <i>D(rB)</i> , <i>rA</i>	5	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
<i>OPq rA, rB</i>	6	<i>fn</i>	<i>rA</i>	<i>rB</i>						
jCC <i>Dest</i>	7	cc			<i>Dest</i>					
call <i>Dest</i>	8	0			<i>Dest</i>					
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						

Immediates: *V*, *D*, *Dest*

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB						V
rmmovq rA, D(rB)	4	0	rA	rB						D
mrmovq D(rB), rA	5	0	rA	rB						D
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	c								Dest
call Dest	8	0								Dest
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

using YAS

download HCLRS (we'll use it later)

extract the archive

run make

example.ys

example.ys:

```
irmovq $100, %rax  
irmovq $1, %rcx  
irmovq $10, %rdx
```

loop:

```
subq %rdx, %rax  
subq %rcx, %rdx  
jg loop  
halt
```

example.yo

run tools/yas example.yo

example.yo:

0x000: 30f064000000000000000000

0x00a: 30f101000000000000000000

0x014: 30f20a000000000000000000

0x01e:

0x01e: 6120

0x020: 6112

0x022: 761e0000000000000000

0x02b: 00

irmovq \$100, %rax

irmovq \$1, %rcx

irmovq \$10, %rdx

loop:

subq %rdx, %rax

subq %rcx, %rdx

jg loop

halt

Y86-64 encoding (1)

```
long addOne(long x) {  
    return x + 1;  
}
```

```
x86-64:  
movq %rdi, %rax  
addq $1, %rax  
ret
```

Y86-64 translation?

A

```
rrmovq %rdi, %rax  
addq $1, %rax  
ret
```

B

```
rrmovq %rdi, %rax  
irmovq $1, %rax  
addq %rax, %rdi  
ret
```

C

```
irmovq $1, %rax  
addq %rdi, %rax  
ret
```

D

```
rrmovq %rdi, %rax  
irmovq $1, %rdi  
addq %rdi, %rax  
ret
```

Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax  
addq    %rdi, %rax  
ret
```

★     

Y86-64 encoding (2)

addOne:


```
irmovq $1, %rax  
addq    %rdi, %rax  
ret
```

* [3] [0] [F] [0] [01 00 00 00 00 00 00 00]

Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax  
addq    %rdi, %rax  
ret
```



Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax  
addq    %rdi, %rax  
ret
```

3	0	F	0	01 00 00 00 00 00 00 00
★ 6	0	7	0	

Y86-64 encoding (2)

addOne:


```
irmovq $1, %rax  
addq    %rdi, %rax  
ret
```

3	0	F	0	01 00 00 00 00 00 00 00
6	0	7	0	
*	9	0		

Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax  
addq    %rdi, %rax  
ret
```



30 F0 01 00 00 00 00 00 00 00 60 70 90

Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

```
addq    %rax, %rax  
jge doubleTillNegative
```

6 add %rax %rax

Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

```
addq    %rax, %rax  
jge doubleTillNegative
```

★ [6] add %rax %rax

Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative

★ [6] [0] [0] [0]


Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative



Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative

	6	0	0	0
*	7	5	23 01 00 00 00 00 00 00	


Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative



Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00 00 00

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc			Dest					
call Dest	8	0			Dest					
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00 00 00

exercise: types of first three instructions?

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rmmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc			Dest					
call Dest	8	0			Dest					
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00 00 00

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc			Dest					
call Dest	8	0			Dest					
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00 00 00

- rrmovq %rcx, %rax
- 0 as cc: always
- 1 as reg: %rcx
- 0 as reg: %rax

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc			Dest					
call Dest	8	0			Dest					
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00 00 00

rrmovq %rcx, %rax
addq %rdx, %rax
subq %rbx, %rdi
► 0 as fn: add
► 1 as fn: sub

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc			Dest					
call Dest	8	0			Dest					
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00 00 00

rrmovq %rcx, %rax

addq %rdx, %rax

subq %rbx, %rdi

jl 0x84

► 2 as cc: l (less than)

► hex 84 00... as little endian Dest:

0x84

byte:

halt

nop

rrmovq/cmovCC rA, rB

irmovq V, rB

rmmovq rA, D(rB)

mrmovq D(rB), rA

OPq rA, rB

jCC Dest

call Dest

ret

pushq rA

popq rA

	0	1	2	3	4	5	6	7	8	9
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc			Dest					
call Dest	8	0			Dest					
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding


20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00 00 00

rrmovq %rcx, %rax
addq %rdx, %rax
subq %rbx, %rdi
jl 0x84
rrmovq %rcx, %rdx
rrmovq %rax, %rcx
jmp 0x68

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc			Dest					
call Dest	8	0			Dest					
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

describing hardware

how do we describe hardware?
pictures?



circuits with pictures?

yes, something you can do

such commercial tools exist, but...

not commonly used for processors

hardware description language

programming language for hardware

(typically) text-based representation of circuit

often abstracts away details like:

- how to build arithmetic operations from gates
- how to build registers from transistors
- how to build memories from transistors
- how to build MUXes from gates

...

those details also not a topic in this course

our tool: HCLRS

built for this course

assumes you're making a processor

somewhat different from textbook's HCL

backup slides