

SEQ part 2

last time

wires and wire bundles

declaring and connecting wires in HCLRS

- assignment representation connection

- order doesn't matter

registers

- global clock signal determines when they read values


- output current value

MUXes

- representation by case expressions

simple ISA: addq


addq %rXX, %rYY

encoding:  (two 4-bit register #s)
2 byte instructions, no opcode



for now: no other instructions

later: adding support for nop+halt



register file




register file






register file



register file




register file




addq CPU

PC


Instr.
Mem.




addq CPU




addq CPU




addq CPU




addq CPU



addq CPU




addq CPU



```
/* 0x00: */ addq %rax, %rdx  
/* 0x02: */ addq %rbx, %rdx
```

initially: PC = 0x00, rax = 10, rbx = 20, rdx = 30
after cycle 1: PC = ????, rax = 10, rbx = 20, **rdx = 40**

addq CPU




```
/* 0x00: */ addq %rax, %rdx  
/* 0x02: */ addq %rbx, %rdx
```

initially: $\text{PC} = 0x00, \text{rax} = 10, \text{rbx} = 20, \text{rdx} = 30$


after cycle 1: $\text{PC} = ????, \text{rax} = 10, \text{rbx} = 20, \text{rdx} = 40$

after cycle 2: $\text{PC} = ????, \text{rax} = ??, \text{rbx} = ??, \text{rdx} = ??$

addq CPU



addq CPU




```
/* 0x00: */ addq %rax, %rdx  
/* 0x02: */ addq %rbx, %rdx
```

initially: PC = 0x00, rax = 10, rbx = 20, rdx = 30


after cycle 1: PC = 0x02, rax = 10, rbx = 20, **rdx = 40**

after cycle 2: PC = 0x04, rax = 10, rbx = 20, **rdx = 60**

addq CPU: HCL



addq CPU: HCL




```
register pP {  
    pc : 64 = 0;  
}  
p_pc = P_pc + 2;  
pc = P_pc;
```

```
wire opcode : 4;  
wire rA : 4, rB : 4;  
opcode = i10bytes[4..8];  
rA = i10bytes[12..16];  
rB = i10bytes[8..12];
```

```
reg_srcA = rA;  
reg_srcB = rB;  
reg_dstE = rB;  
reg_inputE =  
    reg_outputA +  
    reg_outputB;
```

addq CPU: HCL




```
register pP {  
    pc : 64 = 0;  
}  
  
p_pc = P_pc + 2;  
pc = P_pc;
```

```
wire opcode : 4;  
wire rA : 4, rB : 4;  
opcode = i10bytes[4..8];  
rA = i10bytes[12..16];  
rB = i10bytes[8..12];
```

```
reg_srcA = rA;  
reg_srcB = rB;  
reg_dstE = rB;  
reg_inputE =  
    reg_outputA +  
    reg_outputB;
```

addq CPU: HCL




```
register pP {  
    pc : 64 = 0;  
}  
p_pc = P_pc + 2;  
pc = P_pc;
```

```
wire opcode : 4;  
wire rA : 4, rB : 4;  
opcode = i10bytes[4..8];  
rA = i10bytes[12..16];  
rB = i10bytes[8..12];
```

```
reg_srcA = rA;  
reg_srcB = rB;  
reg_dstE = rB;  
reg_inputE =  
    reg_outputA +  
    reg_outputB;
```

addq CPU: HCL




```
register pP {  
    pc : 64 = 0;  
}  
p_pc = P_pc + 2;  
pc = P_pc;
```

```
wire opcode : 4;  
wire rA : 4, rB : 4;  
opcode = i10bytes[4..8];  
rA = i10bytes[12..16];  
rB = i10bytes[8..12];
```

```
reg_srcA = rA;  
reg_srcB = rB;  
reg_dstE = rB;  
reg_inputE =  
    reg_outputA +  
    reg_outputB;
```

addq CPU: HCL




```
register pP {  
    pc : 64 = 0;  
}  
p_pc = P_pc + 2;  
pc = P_pc;
```

```
wire opcode : 4;  
wire rA : 4, rB : 4;  
opcode = i10bytes[4..8];  
rA = i10bytes[12..16];  
rB = i10bytes[8..12];
```

```
reg_srcA = rA;  
reg_srcB = rB;  
reg_dstE = rB;  
reg_inputE =  
    reg_outputA +  
    reg_outputB;
```

addq CPU: HCL




```
register pP {  
    pc : 64 = 0;  
}  
p_pc = P_pc + 2;  
pc = P_pc;
```

```
wire opcode : 4;  
wire rA : 4, rB : 4;  
opcode = i10bytes[4..8];  
rA = i10bytes[12..16];  
rB = i10bytes[8..12];
```

```
reg_srcA = rA;  
reg_srcB = rB;  
reg_dstE = rB;  
reg_inputE =  
    reg_outputA +  
    reg_outputB;
```

addq CPU: HCL



```
register pP {  
    pc : 64 = 0;  
}  
p_pc = P_pc + 2;  
pc = P_pc;
```

```
wire opcode : 4;  
wire rA : 4, rB : 4;  
opcode = i10bytes[4..8];  
rA = i10bytes[12..16];  
rB = i10bytes[8..12];
```

```
reg_srcA = rA;  
reg_srcB = rB;  
reg_dstE = rB;  
reg_inputE =  
    reg_outputA +  
    reg_outputB;
```

differences from book

wire not **bool** or **int**

book uses names like `valC` — not required!
author's environment limited adding new wires

MUXes must have default (1 : something) case

implement your own ALU

differences from book

wire not **bool** or **int**

book uses names like `valC` — not required!
author's environment limited adding new wires

MUXes must have default (1 : something) case

implement your own ALU

differences from book


wire not **bool** or **int**

book uses names like `valC` — not required!
author's environment limited adding new wires

MUXes must have default (1 : something) case

implement your own ALU

ALUs



Operations needed:
add — **addq**, addresses
sub — **subq**
xor — **xorq**
and — **andq**
more?

ALUs not for PC increment

our processor will have one ALU

not used for PC increment (computing next instruction address)

- need to do other computation in same cycle


- don't need a general circuit for it

ALUs in HCLRS

HCLRS doesn't supply an ALU
the HCL the textbook authors use does

...but you can build one yourself
not required — we check functionality

nop/halt CPU



```
register pP {
    thePc : 64 = 0;
}
p_thePc = P_thePc + 1;
pc = P_thePc;
Stat = [
    i10bytes[4..8] == NOP : STAT_AOK;
    i10bytes[4..8] == HALT : STAT_HLT;
    1 : STAT_INS; // (default case)
];
```

exercise: nop/add CPU

Let's say we wanted to make a add+nop CPU. Where would we need MUXes? Before...

(modify add CPU to also support the nop instruction)

- A. one or both of the register file 'register number to read' inputs (reg_src...)
- B. the PC register's input (p_pc)
- C. one of the register file 'register number to write' inputs (reg_dst...)
- D. one of the register file 'register value to write' inputs (reg_input...)
- E. the instruction memory's address input (pc)



simple ISA: mov-to-register

irmovq \$constant, %rYY



rrmovq %rXX, %rYY

mrmovq 10(%rXX), %rYY

two memories




two memories





data mem. in **read** mode

—or—

instr. mem:




two memories




data mem. in **read** mode

—or—



instr. mem.:



data mem.
in **write** mode:




two memories




data mem. in **read** mode

—or—


instr. mem:



data mem.
in **write** mode:



two memories? (read + write)



really two memories??

in Y86-64 (and many real CPUs):

writing to address X in data memory:

changes address X in instruction memory

really two memories??

in Y86-64 (and many real CPUs):

writing to address X in data memory:

changes address X in instruction memory

so really just one memory??

we'll explain when we talk about *caches*

exercise: mov-to-register

irmovq \$constant, %rYY




rrmovq %rXX, %rYY

mrmovq 10(%rXX), %rYY

for which are these are we going to need MUXes? before...

- A. register file's register number (index) inputs (reg_srcA, reg_srcB, reg_dstE, ...)
- B. register file's value inputs (reg_inputE/M)
- C. PC register's input
- D. instruction memory's address input (pc)

mov-to-register CPU



`rrmovq rA, rB`

2	0	rA	rB	
---	---	----	----	--


`irmovq V, rB`

3	0	F	rB	V
---	---	---	----	---

`mrmovq D(rB), rA`

5	0	rA	rB	D
---	---	----	----	---

mov-to-register CPU



`rrmovq rA, rB`

2	0	rA	rB
---	---	----	----

`irmovq V, rB`

3	0	F	rB
---	---	---	----


V

`mrmovq D(rB), rA`

5	0	rA	rB
---	---	----	----

D

mov-to-register CPU



`rrmovq rA, rB`

2	0	rA	rB
---	---	----	----

`irmovq V, rB`

3	0	F	rB
---	---	---	----


V

`mrmovq D(rB), rA`

5	0	rA	rB
---	---	----	----

D

mov-to-register CPU



`rrmovq rA, rB`

2	0	rA	rB
---	---	----	----

`irmovq V, rB`

3	0	F	rB
---	---	---	----


V

`mrmovq D(rB), rA`

5	0	rA	rB
---	---	----	----

D

mov-to-register CPU



rrmovq *rA*, *rB*

2	0	<i>rA</i>	<i>rB</i>	
---	---	-----------	-----------	--


irmovq *V*, *rB*

3	0	F	<i>rB</i>	<i>V</i>
---	---	---	-----------	----------

mrmovq *D(rB)*, *rA*

5	0	<i>rA</i>	<i>rB</i>	<i>D</i>
---	---	-----------	-----------	----------

mov-to-register CPU



`rrmovq rA, rB`

2	0	rA	rB	
---	---	----	----	--


`irmovq V, rB`

3	0	F	rB	V
---	---	---	----	---

`mrmovq D(rB), rA`

5	0	rA	rB	D
---	---	----	----	---

mov-to-register CPU



`rrmovq rA, rB`

2	0	rA	rB	
---	---	----	----	--


`irmovq V, rB`

3	0	F	rB	V
---	---	---	----	---

`mrmovq D(rB), rA`

5	0	rA	rB	D
---	---	----	----	---

mov-to-register CPU



`rrmovq rA, rB`

2	0	rA	rB		
---	---	----	----	--	--


`irmovq V, rB`

3	0	F	rB	V	
---	---	---	----	---	--

`mrmovq D(rB), rA`

5	0	rA	rB	D	
---	---	----	----	---	--

mov-to-register CPU



`rrmovq rA, rB`

2	0	rA	rB	
3	0	F	rB	V

`irmovq V, rB`

3	0	F	rB	V
5	0	rA	rB	D

`mrmovq D(rB), rA`

5	0	rA	rB	D
5	0	rA	rB	D

simple ISA: mov (all cases)


irmovq \$constant, %rYY

rrmovq %rXX, %rYY


mrmovq 10(%rXX), %rYY

rmmovq %rXX, 10(%rYY)


mov CPU



mov CPU



mov CPU



data path versus control path


data path — signals carrying “actual data”

control path — signals that control MUXes, etc.


fuzzy line: e.g. are condition codes part of control path?

we will often omit parts of the control path in drawings, etc.

mov CPU





mov CPU



mov CPU

PC update



Stages

conceptual division of instruction:

fetch — read instruction memory, split instruction, compute length

decode — read register file

execute — arithmetic (including of addresses)

memory — read or write data memory

write back — write to register file

PC update — compute next value of PC

stages and time

fetch / decode / execute / memory / write back / PC update

Order when these events happen `pushq %rax` instruction:

1. instruction read
2. memory changes
3. `%rsp` changes
4. PC changes

Hint: recall how registers, register files, memory works

- a. 1; then 2, 3, and 4 in any order
- b. 1; then 2, 3, and 4 at almost the same time
- c. 1; then 2; then 3; then 4
- d. 1; then 3; then 2; then 4
- e. 1; then 2; then 3 and 4 at almost the same time
- f. something else

SEQ: instruction fetch

read instruction memory at PC

split into separate wires:

icode:ifun — opcode


rA, rB — register numbers

valC — call target or mov displacement

compute next instruction address:

valP — $\text{PC} + (\text{instr length})$

instruction fetch




SEQ: instruction “decode”


read registers

valA, valB — register values

instruction decode (1)



instruction decode (1)



exercise: for which instructions would there be a problem ?
nop, addq, mrmovq, rmmovq, jmp, pushq

SEQ: srcA, srcB

always read rA, rB?

Problems:

push rA

pop

call


ret

book: extra signals: srcA, srcB — computed input register

MUX controlled by icode


SEQ: possible registers to read

instruction	srcA	srcB
halt, nop, jCC, irmovq	none	none
cmoveCC, rrmovq	rA	none
mrmmovq	none	rB
rmmovq, OPq	rA	rB
call, ret	none?	%rsp
pushq, popq	rA	%rsp




SEQ: possible registers to read

instruction	srcA	srcB
halt, nop, jCC, irmovq	none	none
cmoveCC, rrmovq	rA	none
mrmmovq	none	rB
rmmovq, OPq	rA	rB
call, ret	none?	%rsp
pushq, popq	rA	%rsp



instruction decode (2)



SEQ: execute

perform ALU operation (add, sub, xor, and)


valE — ALU output

read prior condition codes


Cnd — condition codes based on ifun (instruction type for jCC/cmovCC)

write new condition codes


using condition codes: cmov



execute (1)



execute (1)




exercise: which of these instructions would there be a problem ?
nop, addq, mrmovq, popq, call,

SEQ: ALU operations?

ALU inputs always valA, valB (register values)?

no, inputs from instruction: (Displacement + rB)

`mrmovq`
`rmmovq`




no, constants: (rsp +/- 8)

`pushq`
`popq`
`call`
`ret`

extra signals: aluA, aluB

computed ALU input values

execute (2)




SEQ: Memory


read or write data memory

valM — value read from memory (if any)

memory (1)



memory (1)



exercise: which of these instructions would there be a problem ?
nop, rmmovq, mrmovq, popq, call,

SEQ: control signals for memory

read/write — **read enable?** **write enable?**

Addr — address

mostly ALU output


special cases (need extra MUX): **popq, ret**

Data — value to write

mostly valA

special cases (need extra MUX): **call**


memory (2)




SEQ: write back

write registers


write back (1)



write back (1)



write back (1)




exercise: which of these instructions would there be a problem ?
nop, irmovq, mrmovq, rmovq, addq, popq

SEQ: control signals for WB


two write inputs — two needed by popq
valM (memory output), valE (ALU output)

two register numbers
dstM, dstE


write disable — use dummy register number 0xF



write back (2a)



write back (2b)




SEQ: Update PC

choose value for PC next cycle (input to PC register)


usually valP (following instruction)

exceptions: **call, jCC, ret**

PC update




circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...


Exercise: what do they select when running `addq %r8, %r9?`

circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...
Exercise: what do they select when running addq %r8, %r9?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select when running **addq %r8, %r9?**


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **rmmovq**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **rmmovq**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **irmovq**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **mrmovq**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **jle**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **cmove**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **ret**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **popq**?

circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn, dmemAddr, ...

Exercise: what do they select for **call**?

backup slides