pipelining 4 / caching 0

last time

what stalling for jXX, ret would look like

branch prediction

guess where conditional jump will go if wrong — undo guessed instructions trick: undo ("squash") by clearing pipeline registers

logic for stalling/squashing

 $stall_X/write disable on pipeline regs: keep old stage bubble_X/reset on pipeline regs: reset to default (nop) check icodes in pipeline to decide when to stall/forward$

stalling involves both stall_X and bubble_X repeat decode? keep PC same AND stall_D AND bubble_E

implementing stalling + prediction

need to handle updating PC: stalling: retry same PC prediction: use predicted PC misprediction: correct mispredicted PC

need to updating pipeline registers: repeat stage in stall: keep same values don't go to next stage in stall: insert nop values ignore instructions from misprediction: insert nop values

building the PC update (one possibility) (1) normal case: PC \leftarrow PC + instr len



(1) normal case: $PC \leftarrow PC + instr$ len

(2) immediate: call/jmp, and *prediction* for cond. jumps



(1) normal case: $PC \leftarrow PC + instr$ len

- (2) immediate: call/jmp, and prediction for cond. jumps
- (3) repeat previous PC for stalls (load/use hazard, halt, ret?)



- (1) normal case: $\mathsf{PC} \leftarrow \mathsf{PC} + \mathsf{instr}$ len
- (2) immediate: call/jmp, and *prediction* for cond. jumps
- (3) repeat previous PC for stalls (load/use hazard, halt, ret?)
- (4) correct for misprediction of conditional jump



- (1) normal case: $\mathsf{PC} \leftarrow \mathsf{PC} + \mathsf{instr}$ len
- (2) immediate: call/jmp, and *prediction* for cond. jumps
- (3) repeat previous PC for stalls (load/use hazard, halt, ret?)
- (4) correct for misprediction of conditional jump
- (5) correct for missing return address for ret

immediate value return address from ret next PC from cond. jump MUX to instr. mem predicted PC instr. length

- (1) normal case: $\mathsf{PC} \leftarrow \mathsf{PC} + \mathsf{instr}$ len
- (2) immediate: call/jmp, and *prediction* for cond. jumps
- (3) repeat previous PC for stalls (load/use hazard, halt, ret?)
- (4) correct for misprediction of conditional jump
- (5) correct for missing return address for ret



PC update overview

predict based on instruction length $+\ immediate$

- override prediction with stalling sometimes
- correct when prediction is wrong just before fetching retrieve corrections from pipeline register outputs for jCC/ret instruction

above is what textbook does

alternative: could instead correct prediction just before setting PC register

retrieve corrections into PC cycle before corrections used moves logic from beginning-of-fetch to end-of-previous-fetch

I think this is more intuitive, but consistency with textbook is less confusing...

after forwarding/prediction

where do we still need to stall?

memory output needed in fetch
 ret followed by anything
memory output needed in exceute
 mrmovq or popq + use
 (in immediatelly following instruction)

overall CPU

- 5 stage pipeline
- 1 instruction completes every cycle except hazards

most data hazards: solved by forwarding

```
load/use hazard: 1 cycle of stalling
```

jXX control hazard: branch prediction + squashing 2 cycle penalty for misprediction (correct misprediction after jXX finishes execute)

ret control hazard: 3 cycles of stalling (fetch next instruction after ret finishes memory)

missing pieces

multi-cycle memories

beyond pipelining: out-of-order, multiple issue

missing pieces

multi-cycle memories

beyond pipelining: out-of-order, multiple issue

multi-cycle memories

ideal case for memories: single-cycle achieved with caches (next topic) fast access to small number of things

typical performance: 90+% of the time: single-cycle

sometimes many cycles (3-400+)

variable speed memories

 cycle #
 0
 1
 2
 3
 4
 5
 6
 7
 8

 memory is fast: (cache "hit"; recently accessed?)

 mrmovq 0(%rbx), %r8
 F
 D
 E
 M
 W

 mrmovq 0(%rbx), %r8
 F
 D
 E
 M
 W

 addq %r8, %r9
 F
 D
 E
 M
 W

memory is slow: (cache "miss") mrmovq 0(%rbx), %r8 F D E М М М Μ М W mrmovq O(%rcx), %r9F D E E E E M M М М addg %r8, %r9 D D D F D D D D

missing pieces

multi-cycle memories

beyond pipelining: out-of-order, multiple issue

beyond pipelining: multiple issue

start more than one instruction/cycle

multiple parallel pipelines; many-input/output register file

hazard handling much more complex

cycle ∦	é 0	1	2	3	4	5	6	7	8
addq %r8,%r9	F	D	E	М	W				
subq%r10,%r11	F	D	Ε	М	W				
xorq %r9, %r11		F	D	Έ	М	W			
subq%r10,%rbx		F	D	E	М	W			

beyond pipelining: out-of-order

find later instructions to do instead of stalling

lists of available instructions in pipeline registers take any instruction with available values

provide illusion that work is still done in order much more complicated hazard handling logic

cycle # 0 1 2 3 4 5 6 789 10 11 mrmovq O(%rbx), %r8 F D E M MМ W C subg %r8, %r9 F Е W С D addg %r10, %r11 F D E W xorg %r12, %r13 F D F W

stalling/misprediction and latency

hazard handling where pipeline latency matters

longer pipeline — larger penalty

part of Intel's Pentium 4 problem (c. 2000) on release: 50% higher clock rate, 2-3x pipeline stages of competitors

out-of-order, multiple issue processor

first-generation review quote:

For today's buyer, the Pentium 4 simply doesn't

make sense. It's slower than the competition in

just about every area, it's more expensive, it's

using an interface that won't he the flagshin

recall: data/instruction memory

model in CPU: one cycle per access

but earlier — had to talk to memory on different chip

can't do that in one cycle

solution: keep copies of part of memory ("cache") copy can be accessed quickly hope: almost always use copy?



- Clock Generator



Image: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)

17



- Clock Generator



Image: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)



17



- Clock Generator







- Clock Generator







- Clock Generator







Registers L1 cache L2 cache L3 cache main memory

Clock Generator



Image: approx 2004 AMD press image of Opteron die; approx register location via chip-architect.org (Hans de Vries)

17



- Clock Generator



cache: real memory address ► value Data Memory AKA L1 Data Cache input (if writing) ready? write enable

cache: real memory address ► value Data Memory AKA L1 Data Cache input (if writing) ready? write enable L2 Cache



memory hierarchy goals

performance of the fastest (smallest) memory
 hide 100x latency difference? 99+% hit (= value found in cache) rate

capacity of the largest (slowest) memory

memory hierarchy assumptions

temporal locality "if a value is accessed now, it will be accessed again soon" caches should keep recently accessed values

natural properties of programs — think about loops

locality examples

```
double computeMean(int length, double *values) {
    double total = 0.0;
    for (int i = 0; i < length; ++i) {
        total += values[i];
    }
    return total / length;
}</pre>
```

temporal locality: machine code of the loop

spatial locality: machine code of most consecutive instructions temporal locality: total, i, length accessed repeatedly spatial locality: values[i+1] accessed after values[i]

building a (direct-mapped) cache

Cache

Memory

va	lue
00	00
00	00
00	00
00	00

cache block: 2 bytes

addresses	bytes
00000-00001	00 11
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1

building a (direct-mapped) cache read byte at 01011?

Cache

Memory

va	lue
00	00
00	00
00	00
00	00

cache block: 2 bytes

addresses	bytes
00000-00001	00 11
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1
•••	
read byte at 01011?

exactly one place for each address spread out what can go in a block

Cache			Memory				
index	value	ad	dre	esses		byt	es
00	00 00	•+00	00	0-00	001	00	11
01	00 00	• 🛧 ≁00	01	0-00	011	22	33
10	00 00) ♠`,-`,- ≁00	10	0-00	<mark>10</mark> 1	55	55
11	00 00	00★`,-`,+00	11	0-00	<mark>11</mark> 1	66	77
		_` <u>`</u> `` ` 101	00	0-01	<mark>00</mark> 1	88	99
cache block: 2 l	bytes	` <u>`</u> ` `1 01	01	0-01	<mark>01</mark> 1	AA	BB
direct-mapped		` `` *01	10	0-01	101	СС	DD
		101	11	0-01	<mark>11</mark> 1	EE	FF
		10	00	0-10	001	F0	F1
		•••				•••	

read byte at 01011?

exactly one place for each address spread out what can go in a block

Cache			Memory					
index	value	ad	dre	esses			byt	es
00	00 00	≮→ 00	00	0-00	00	1	00	11
01	00 00	* ` ≁ 00	01	0-00	01	1	22	33
10	00 00	* ^`,-`,- → 00	10	0-00	10	1	55	55
11	00 00	↓ `,-`, + 00	11	0-00	11	1	66	77
		`` <u>`</u> `` ` 01	00	0-01	00	1	88	99
cache block: 2 l	bytes	`\ `\ *01	01	0-01	01	1	AA	BB
direct-mapped		` ` *01	10	0-01	10	1	CC	DD
		101	11	0-01	11	1	EE	FF
		10	00	0-10	00	1	F0	F1
		•••						

read byte at 01011?

exactly one place for each address spread out what can go in a block

Cache		Memory			
index	value	addresses	bytes		
00	00 00	►+00000-00001	00 11		
01	00 00	★ +00010-00011	22 33		
10	00 00	★ +00100-00101	55 55		
11	00 00	◆ 00110-00111	<mark>66 77</mark>		
		``\`\`\`01000-01001	88 99		
cache block: 2	bytes	`\`\ `01010-01011	AA BB		
direct-mapped		````01100-01101	CC DD		
		01110-01111	EE FF		
		10000-10001	F0 F1		
		•••			

building a (direct-mapped) cache read byte at 01011?



00

BB

00

00

read byte at 01011? invalid, fetch

Cache					
valid		val	lue		
0		00	00		
1		AA	BB		
0		00	00		
0		00	00		
	C valid 0 1 0 0	Cache valid 0 1 0 0	Cache valid val 0 00 1 AA 0 00 0 00		

cache block: 2 bytes direct-mapped

Memory

addresses	bytes
00000-00001	00 11
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1
•••	

read byte at 01011? invalid, fetch

Casha				Memory				
Cache				value from 01010 or 00010?				
index	valid	tag	value			addresses	bytes	
00	0	00	00 00			00000-00001	00 11	
01	1	01	AA BB			00010-00011	22 33	
10	0	00	00 00			00100-00101	55 55	1
11	0 r	need t	ag to k	nov	v	00110-00111	66 77	
						01000-01001	88 99	
cache	e bloo	ck: 2	bytes			01 010- 01 011	AA BB	
direct	t-map	oped				01100-01101	CC DD	1
		-				01110-01111	EE FF	
						10000-10001	F0 F1	

read byte at 01011? invalid, fetch

Cache

index	valid	tag	value
00	0	00	00 00
01	1	01	AA BB
10	0	00	00 00
11	0	00	00 00

cache block: 2 bytes direct-mapped

Memory

addresses	bytes
00000-00001	$00 \ 11$
00010-00011	22 33
00100-00101	55 55
00110-00111	66 77
01000-01001	88 99
01010-01011	AA BB
01100-01101	CC DD
01110-01111	EE FF
10000-10001	F0 F1
•••	



cache operation (read)



cache operation (read)

cache operation (read)



terminology

 $\mathsf{row} = \mathsf{set}$

preview: change how much is in a row

address 001111 (stores value 0xFF) cache tag index offset 2 byte blocks, 4 sets 2 byte blocks, 8 sets 4 byte blocks, 2 sets

2 byte blocks, 4 sets					
index	valid	tag	value		
00	1	000	00 11		
01	1	001	AA BB		
10	0				
11	1	001	EE FF		
	4 byte blocks, 2 sets				

index	valid	tag	value
Θ	1	000	00 11 22 33
1	1	001	CC DD EE FF

2	byte	blocks,	8	sets
---	------	---------	---	------

	valid	tag	value
ſ	1	00	00 11
	1	01	F1 F2
	Θ		
	Θ		
ſ	Θ		
[1	00	AA BB
	Θ		
Γ	1	00	EE FF

address 001111 (stores value 0xFF)cachetagindexoffset2 byte blocks, 4 sets12 byte blocks, 8 sets14 byte blocks, 2 sets

2 byte blocks, 4 sets					2 b	yte bl	ocks, 8	sets	
index	valid	tag	value			indox	hilev	tar	value
00	1	000	00 11		2 =	$:2^1$ byte	es in	block	00 11
01	1	001	AA BB		11.	_ ~,	L. 1		F1 F2
10	Θ				ΙD	it to say	/ whi	ch byt	:e
11	1	001	EE FF			011	0		
	4 by	te bloc	ks 9 sets			100	0		
index	T Dy valid	tag	N3, 2 3003	, مىرا		101	1	00	AA BB
	1	000	00 11	22.2	2	110	0		
1	1	000			5	111	1	00	EE FF
T	L T	0.01		LC F	1				

address 001111 (stores value 0xFF) tag index offset cache 2 byte blocks, 4 sets 2 byte blocks, 8 sets 4 byte blocks, 2 sets 11

2 byte blocks, 4 sets			2	byte bl	ocks, 8	sets		
index	valid	tag	value		index	valid	tag	valı
00	1	000	00 11		000	1	00	00
01	1	001	AA BB		001	1	01	F1
10	Θ	1 —	2^2 byte	s in blo	ck	0		
11	1	4 -	2 Dyte			0		
	4 hv	, 2 bi	ts to sa	y which	ı byte	0		
index	valid	tag	va	/ie	101	1	00	AA
0	1	000	00 11	22 22	110	Θ		
1	1	000		FF FF	111	1	00	EE I
T	1	001						

valid	tag	value
1	00	00 11
1	01	F1 F2
Θ		
Θ		
0		
1	00	AA BB
Θ		
1	00	EE FF

address 001111 (stores value 0xFF)cachetagindexoffset2 byte blocks, 4 sets1112 byte blocks, 8 sets114 byte blocks, 2 sets111

2 byte blocks, 4 sets				2 byte blocks, 8 sets				
index	valid	tag	value		index	valid	tag	value
00	1	000	00 11		000	1	00	00 11
01	1	001	AA BB	2	$2^2 = 4$ s	≏ts		F1 F2
10	Θ		(_	
11	1	001	EE FF	2	bits to	inde	x set	
	4 by	te bloc	ks 2 sets		100	Θ		
indox	valid	tag			101	1	00	AA BB
	vanu 1	Lag	00 11 22	22	110	Θ		
0	1	000	00 11 22	33	111	1	00	EE FF
1	1	001	CC DD EE	FF	1			

address 001111 (stores value 0xFF) index offset cache tag 2 byte blocks, 4 sets 11 2 byte blocks, 8 sets 111 1 4 byte blocks, 2 sets 1 11



d tag	value				
00	00 11				
01	F1 F2				
00	AA BB				
00	EE FF				
	tag 00 01 00 00 01 00 00 00 00 00 00 00				

address 001111 (stores value 0xFF)cachetagindexoffset2 byte blocks, 4 sets1112 byte blocks, 8 sets11114 byte blocks, 2 sets111



address 001111 (stores value 0xFF) index offset cache tag 2 byte blocks, 4 sets 001 11 2 byte blocks, 8 sets 00 111 1 4 byte blocks, 2 sets 001 1 11

tag -	— wh	ateve	r is left	over					
00	1	000	00 11						
01	1	001	AA BB						
10	Θ								
11	1	001	EE FF						
	4 byte blocks, 2 sets								
index	valid	tag	val	ue					
0	1	000	00 11	22 33					
1	1	001	CC DD	EE FF					

2 byte blocks, 8 sets								
valid	tag	value						
1	00	00 11						
1	01	F1 F2						
0								
0								
0								
1	00	AA BB						
0								
1	00	EE FF						
	/te bl valid 1 0 0 0 1 0 1	/te blocks, 8 valid tag 1 00 1 01 0 0 1 00 0 1 00 0 1 00 0 1 00 0 1 00						

Tag-Index-Offset formulas (direct-mapped only)

m	memory addreses bits (Y86-64: 64)
$S = 2^s$	number of sets
8	(set) index bits
$B = 2^b$	block size
b	(block) offset bits
t = m - (s + b)	tag bits
$C = B \times S$	cache size (if direct-mapped)

TIO: exercise

64-byte blocks, 128 set cache

stores $64 \times 128 = 8192$ bytes (of data)

if addresses 32-bits, then how many tag/index/offset bits?

which bytes are stored in the same block as byte from 0×1037 ?

- A. byte from 0x1011
- B. byte from 0x1021
- C. byte from 0x1035
- D. byte from 0x1041

backup slides

split caches; multiple cores



hierarchy and instruction/data caches

typically separate data and instruction caches for L1

(almost) never going to read instructions as data or vice-versa avoids instructions evicting data and vice-versa can optimize instruction cache for different access pattern easier to build fast caches: that handles less accesses at a time

inclusive versus exclusive

L2 inclusive of L1 everything in L1 cache duplicated in L2 adding to L1 also adds to L2



L2 exclusive of L1 $\,$

L2 contains different data than L1 adding to L1 must remove from L2 probably evicting from L1 adds to L2 L2 cache



inclusive versus exclusive

L2 inclusive of L1 everything in L1 cache duplicated in L2 adding to L1 also adds to L2 L2 cache L1 cache

L2 exclusive of L1

L2 contains different data than L1 adding to L1 must remove from L2 probably evicting from L1 adds to L2 L2 cache

inclusive policy: no extra work on eviction but duplicated data

easier to explain when Lk shared by multiple L(k-1) caches?

inclusive versus exclusive

L2 inclusive of L1 everything in L1 cache duplicated in L2 adding to L1 also adds to L2

> exclusive policy: avoid duplicated data sometimes called *victim cache* (contains cache eviction victims)

makes less sense with multicore

L2 exclusive of L1 $\,$

L2 contains different data than L1 adding to L1 must remove from L2 probably evicting from L1 adds to L2 L2 cache



stalling: bubbles + stall

cycle ∉	0	1	2	3	4	5	6	7	8
<pre>mrmovq 0(%rax), %rbx</pre>	F	D	Е	М	W				
<pre>subq %rbx, %rcx</pre>		F	D	D	Е	М	W		
inserted nop				Е	М	W			
irmovq\$10,%rbx			F	F	D	Е	М	W	

•••

need way to keep pipeline register unchanged to repeat a stage (*and* to replace instruction with a nop)

stalling: bubbles + stall



•••

keep same instruction in cycle 3 during cycle 2: stall_D = 1 stall_F = 1 or extra f_pc MUX

need way to keep pipeline register unchanged to repeat a stage (*and* to replace instruction with a nop)

stalling: bubbles + stall

cycle ⋕	0	1	2	3	4	5	6	7	8
<pre>mrmovq 0(%rax), %rbx</pre>	F	D	Е	М	W				
<pre>subq %rbx, %rcx</pre>		F	D	D	Е	М	W		
inserted nop				Ε	М	W			
irmovq\$10,%rbx			F	F	D	Е	М	W	

•••

insert nop in cycle 3 during cycle 2: bubble_E = 1

need way to keep pipeline register unchanged to repeat a stage (*and* to replace instruction with a nop)

jump misprediction: bubbles



need option: replace instruction with nop ("bubble")

time	fetch	decode	execute	memory	writeback
------	-------	--------	---------	--------	-----------



3 addq [?]	jne	subq (set ZF)
------------	-----	---------------

4 rmmovq ? addq ? Ine (use ZF) subq

time <mark>fetch dec</mark>	e execute	memory	writeback
-----------------------------	-----------	--------	-----------



4 rmmovq [?] addq [?] jne (use ZF) subq	
---	--







squashing HCLRS

just_detected_mispredict =
 e_icode == JXX && !e_branchTaken;
bubble_D = just_detected_mispredict || ...;
bubble_E = just_detected_mispredict || ...;
ret bubbles



need option: replace instruction with nop ("bubble")



bubble (B) = use default (no-op);

39









HCLRS bubble example

```
register fD {
    icode : 4 = NOP;
    rA : 4 = REG_NONE;
    rB : 4 = REG NONE:
    . . .
};
wire need_ret_bubble : 1;
need_ret_bubble = ( D_icode == RET ||
                     E icode == RET ||
                     M icode == RET );
bubble_D = ( need_ret_bubble ||
              \dots /* other cases */ );
```