

PIPE Hazards

1

Changelog

Corrections made in this version not in first posting:

27 Mar 2017: slide 12 (RET stall): correct typo of
`need_ret_bubble` for `need_ret_stall`

1

logistical note: HCL2D bug

bug in HCL2D — unnoticed for several semesters

register file writes sometimes happen early
(can *sometimes* read register values before written)

also memory writes (but much harder to notice)

rarely affects processor correctness, but confusing

we will grade with more lenient version

2

on the last post-quiz

miskeyed some questions

dropped question on ret hazard — no actual clear dependency

3

pipelining summary

fetch/decode/execute/memory/writeback

add **pipeline registers**

normal next PC logic in fetch

branch prediction for jXX

assume taken; verify before following 'execute' finishes


stalling for ret

slower due to **branch misprediction** and **stalling**

reason **pipeline depth** matters


4

recall: fetch/fetch logic — stall or not



5

recall: fetch/decode logic — bubble or not



should we send
no-op value ("bubble")?

6

HCL2D signals

```
register aB {  
    ...  
}
```

register bank has three modes

stall_B: keep **old value** for all registers

bubble_B: use **default value** for all registers

7

exercise

```
register aB {
  value : 8 = 0xFF;
}
```

stall: keep old value
bubble: store default value

time	a_value	B_value	stall_B	bubble_B
0	0x01	0xFF	0	0
1	0x02	???	1	0
2	0x03	???	0	0
3	0x04	???	0	1
4	0x05	???	0	0
5	0x06	???	0	0
6	0x07	???	1	0
7	0x08	???	1	0
8		???		

8

exercise result


```
register aB {
  value : 8 = 0xFF;
}
```

time	a_value	B_value	stall_B	bubble_B
0	0x01	0xFF	0	0
1	0x02	0x01	1	0
2	0x03	0x01	0	0
3	0x04	0x03	0	1
4	0x05	0xFF	0	0
5	0x06	0x05	0	0
6	0x07	0x06	1	0
7	0x08	0x06	1	0
8		0x06		

9

ret stall

time	fetch	decode	execute	memory	writeback
------	-------	--------	---------	--------	-----------




stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

10

ret stall


time	fetch	decode	execute	memory	writeback
------	-------	--------	---------	--------	-----------



stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

10


ret stall



stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

10


ret stall



stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

10

ret stall



stall (S) = keep old value; normal (N) = use new value
bubble (B) = use default (no-op);

10

HCL2D bubble example

```

register fD {
    icode : 4 = NOP;
    rA : 4 = REG_NONE;
    rB : 4 = REG_NONE;
    ...
};
wire need_ret_bubble : 1;
need_ret_bubble = ( D_icode == RET ||
                   E_icode == RET ||
                   M_icode == RET );

bubble_D = ( need_ret_bubble ||
             ... /* other cases */ );
    
```

11

HCL2D stall example

```

register pP {
    pc : 64 = 0;
    ...
};
wire need_ret_stall : 1;
need_ret_stall = (
    icode_from_imem == RET ||
    D_icode == RET ||
    E_icode == RET
);
stall_P = (
    need_ret_stall ||
    ... /* other cases */
)

```


12

alternative view

	cycle #	0	1	2	3	4	5	6	7	8
call		F	D	E	M	W				
ret			F	D	E	M	W			
addq				F	F	F	F	D	E	M

13


squashing with stall/bubble



stall (S) = keep old value; normal (N) = use new value
 bubble (B) = use default (no-op);

14


squashing with stall/bubble



stall (S) = keep old value; normal (N) = use new value
 bubble (B) = use default (no-op);

14


squashing with stall/bubble



stall (S) = keep old value; normal (N) = use new value
 bubble (B) = use default (no-op);

14


squashing with stall/bubble



stall (S) = keep old value; normal (N) = use new value
 bubble (B) = use default (no-op);

14

squashing with stall/bubble



can compute bubble signal based on execute phase
 won't even start CC write for addq
 new value

stall (S) = keep old value; normal (N) = use new value
 bubble (B) = use default (no-op);

14

squashing HCL2D

```
just_detected_mispredict =
    e_icode == JXX && !e_branchTaken;
bubble_D = just_detected_mispredict || ...;
bubble_E = just_detected_mispredict || ...;
```

15

alternative view

	cycle #	0	1	2	3	4	5	6	7	8
subq		F	D	E	M	W				
jne			F	D	E	M	W			
addq*				F	D					
rmmovq*					F					
xorq						F	D	E	M	W

16

exercise: squash + stall (1)

time	fetch	decode	execute	memory	writeback
1	E	D	C	B	A
2	E	nop	C	nop	B

stall (S) = keep old value; normal (N) = use new value
 bubble (B) = use default (no-op);

exercise: what are the ?
 write down your answers,
 then compare with your neighbors

17

exercise: squash + stall (1)

time	fetch	decode	execute	memory	writeback
1	E	D	C	B	A
2	E	nop	C	nop	B

stall (S) = keep old value; normal (N) = use new value
 bubble (B) = use default (no-op);

17

exercise: squash + stall (2)

time	fetch	decode	execute	memory	writeback
1	E	D	C	B	A
2	F	E	C	nop	B

stall (S) = keep old value; normal (N) = use new value
 bubble (B) = use default (no-op);

18

exercise: squash + stall (2)

time	fetch	decode	execute	memory	writeback
1	E	D	C	B	A
2	F	E	C	nop	B

? → ? → ? → ? → ?

stall (S) = keep old value; normal (N) = use new value
 bubble (B) = use default (no-op);

exercise: what are the ?s
 write down your answers,
 then compare with your neighbors

18

exercise: squash + stall (2)

time	fetch	decode	execute	memory	writeback
1	E	D	C	B	A
2	F	E	C	nop	B

N ↓ N → S → B → N

stall (S) = keep old value; normal (N) = use new value
 bubble (B) = use default (no-op);

18

revisiting data hazards

stalling worked


but very unsatisfying — wait 2 extra cycles to use anything?!

observation: **value** ready before it would be needed
 (just not stored in a way that let's us get it)

19

motivation

```
// initially %r8 = 800,
//                %r9 = 900, etc.
addq %r8, %r9
addq %r9, %r8
addq ...
addq ...
```




	fetch	fetch/decode	decode/execute			execute/writeback		
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2	8	9					
2		9	8	800	900	9		
3				900	800	8	1700	9
4							1700	8

should be 1700

20

motivation

```
// initially %r8 = 800,
//                %r9 = 900, etc.
addq %r8, %r9
addq %r9, %r8
addq ...
addq ...
```





	fetch	fetch/decode	decode/execute			execute/writeback		
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2	8	9					
2		9	8	800	900	9		
3				900	800	8	1700	9
4							1700	8

should be 1700


forwarding

```
addq %r8, %r9 // (1)
addq %r9, %r8 // (2)
```




forwarding

```
addq %r8, %r9 // (1)
addq %r9, %r8 // (2)
```




forwarding

```
addq %r8, %r9 // (1)
addq %r9, %r8 // (2)
```




forwarding

```
addq %r8, %r9 // (1)
addq %r9, %r8 // (2)
```




forwarding

```
addq %r8, %r9 // (1)
addq %r9, %r8 // (2)
```



forwarding

```
addq %r8, %r9 // (1)
addq %r9, %r8 // (2)
addq %r10, %r9 // (2)
```




Forwarding Idea

- read wrong value (e.g. from register)
- correct value is **already computed** elsewhere in pipeline maybe even after old value was read
- substitute from wrong value using MUX

Forwarding: MUX conditions


addq %r8, %r9 // (1) decode/execute
 addq %r9, %r8 // (2)



23

Forwarding: MUX conditions


addq %r8, %r9 // (1) decode/execute
 addq %r9, %r8 // (2)



23

Forwarding: MUX conditions

addq %r8, %r9 // (1) decode/execute
 addq %r9, %r8 // (2)



```
d_valA = [
    condition : e_valE;
    1 : reg_outputA;
];
```


What could **condition** be?

- $W_{rA} == reg_srcA$
- $W_{dstE} == reg_srcA$
- $e_{dstE} == reg_srcA$
- $d_{rB} == reg_srcA$
- something else

23

Forwarding: MUX conditions


addq %r8, %r9 // (1) decode/execute
 addq %r9, %r8 // (2)



23


Forwarding: MUX conditions

addq %r8, %r9 // (1) decode/execute
 addq %r9, %r8 // (2)



23

forward alternative



24

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

25

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

25

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

25

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

25

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

25

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
addq %r8, %r9		F	D	E	M	W				
subq %r9, %r11			F	D	E	M	W			
mrmovq 4(%r11), %r10				F	D	E	M	W		
rmmovq %r9, 8(%r11)					F	D	E	M	W	
xorq %r10, %r9						F	D	E	M	W

25

some forwarding paths

	cycle #	0	1	2	3	4	5	6	7	8
<code>addq %r8, %r9</code>		F	D	E	M	W				
<code>subq %r9, %r11</code>			F	D	E	M	W			
<code>mrmovq 4(%r11), %r10</code>				F	D	E	M	W		
<code>rmmovq %r9, 8(%r11)</code>					F	D	E	M	W	
<code>xorq %r10, %r9</code>						F	D	E	M	W

Blue arrows indicate forwarding paths from the MEM stage of the first instruction to the MEM stages of the second, third, and fourth instructions.

25

unsolved problem

	cycle #	0	1	2	3	4	5	6	7	8
<code>mrmovq 0(%rax), %rbx</code>		F	D	E	M	W				
<code>subq %rbx, %rcx</code>			F	D	E	M	W			

A red arrow points from the MEM stage of the first instruction to the MEM stage of the second instruction, indicating a data hazard.

26

unsolved problem

	cycle #	0	1	2	3	4	5	6	7	8
<code>mrmovq 0(%rax), %rbx</code>		F	D	E	M	W				
<code>subq %rbx, %rcx</code>			F	D	E	M	W			
<code>subq %rbx, %rcx</code>			F	F	D	E	M	W		

A red box highlights the two 'F' (Forward) stages in the third row, with the word "stall" written below it. A blue arrow points from the MEM stage of the first instruction to the MEM stage of the second instruction.

26

forwarding in HCL

```

register dE {
    valA : 64 = 0;
    dstE : 4 = 0;
};
...
/* was: d_valA = reg_outputA; */
d_valA = [
    reg_srcA == e_dstE : e_valE;
    ...
    1 : reg_outputA;
];
d_dstE = ...;

```

27

forwarding in HCL

```
register dE {
  valA : 64 = 0;
  dstE : 4 = 0;
};
...
/* was: d_valA = reg_outputA; */
d_valA = [
  reg_srcA == e_dstE : e_valE;
  ...
  1 : reg_outputA;
];
d_dstE = ...;
```

27

forwarding in HCL

```
register dE {
  valA : 64 = 0;
  dstE : 4 = 0;
};
...
/* was: d_valA = reg_outputA; */
d_valA = [
  reg_srcA == e_dstE : e_valE;
  ...
  1 : reg_outputA;
];
d_dstE = ...;
```

27

multiple forwarding paths (1)

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F	D	E	M	W				
addq %r11, %r8			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

28

multiple forwarding paths (1)

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F	D	E	M	W				
addq %r11, %r8			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

28

multiple forwarding paths (2)

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F	D	E	M	W				
addq %r11, %r12			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

29

multiple forwarding paths (2)

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F	D	E	M	W				
addq %r11, %r12			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

29

multiple forwarding paths (2)

	cycle #	0	1	2	3	4	5	6	7	8
addq %r10, %r8		F	D	E	M	W				
addq %r11, %r12			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

29

multiple forwarding HCL

```
d_valA = [
    ...
    reg_srcA == e_dstE : e_valE;
    reg_srcA == m_dstE : m_valE;
    ...
    1 : reg_outputA;
];
```

30

forwarding after decode

	cycle #	0	1	2	3	4	5	6	7	8
mrmovq 0(%r10), %r8		F	D	E	M	W				
rmmovq %r8, 0(%r10)			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

31

forwarding after decode

	cycle #	0	1	2	3	4	5	6	7	8
mrmovq 0(%r10), %r8		F	D	E	M	W				
rmmovq %r8, 0(%r10)			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

31

forwarding after decode

	cycle #	0	1	2	3	4	5	6	7	8
mrmovq 0(%r10), %r8		F	D	E	M	W				
rmmovq %r8, 0(%r10)			F	D	E	M	W			
addq %r12, %r8				F	D	E	M	W		

31

after forwarding/prediction

where do we still need to stall?

memory output needed in fetch
ret followed by anything

memory output needed in execute
mrmovq or popq + use
(in immediately following instruction)

32

overall CPU

5 stage pipeline

1 instruction completes **every cycle** — **except hazards**

most data hazards: solved by forwarding

load/use hazard: 1 cycle of stalling

jXX control hazard: branch prediction + squashing
2 cycle penalty for misprediction

ret control hazard: 3 cycles of stalling

33

pipelined control costs

how much faster than single-cycle processor?

at most five times faster

depends on HW details:

how expensive is forwarding logic? (new MUXes on critical path)

how well balanced are the stages?

depends on what programs we run:

how many mispredicted jumps?

how many rets?

how many load/use hazards?

34

HCL2D addq unpipelined

```
wire rA : 4, rB : 4, dstE : 4;
wire valA : 64, valB : 64, valE : 64;
register xF {
  pc : 64 = 0;
};
/* Fetch+PC Update*/
pc = F_pc; x_pc = pc + 2;
rA = i10bytes[12..16]; rB = i10bytes[8..12];
/* Decode */
reg_srcA = rA; reg_srcB = rB; dstE = rB;
valA = reg_outputA; valB = reg_outputB;
/* Execute */
valE = valA + valB;
/* Writeback */
reg_dstE = dstE; reg_inputE = valE;
```

35

addq pipeline registers

stage	addq rA, rB
-------	-------------

fetch	icode : ifun $\leftarrow M_1[PC]$ rA : rB $\leftarrow M_1[PC+1]$ valP $\leftarrow PC + 2$
-------	---

PC update	PC \leftarrow valP
-----------	----------------------

decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[rB]$
--------	--

execute	valE \leftarrow valA + valB
---------	-------------------------------

memory	
--------	--

write back	$R[rB] \leftarrow$ valE
------------	-------------------------

▶ PC

▶ icode

▶ icode

▶ icode

▶ icode

36

addq pipeline registers

stage	addq rA, rB
fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$
PC update	$\text{PC} \leftarrow \text{valP}$
decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$
execute	$\text{valE} \leftarrow \text{valB} + \text{valB}$
memory	
write back	$R[\text{rB}] \leftarrow \text{valE}$

36

addq pipeline registers

stage	addq rA, rB
fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$
PC update	$\text{PC} \leftarrow \text{valP}$
decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$
execute	$\text{valE} \leftarrow \text{valB} + \text{valB}$
memory	
write back	$R[\text{rB}] \leftarrow \text{valE}$

36

addq pipeline registers

stage	addq rA, rB
fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$
PC update	$\text{PC} \leftarrow \text{valP}$
decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$
execute	$\text{valE} \leftarrow \text{valB} + \text{valB}$
memory	
write back	$R[\text{rB}] \leftarrow \text{valE}$

36

addq pipeline registers

stage	addq rA, rB
fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC} + 2$
PC update	$\text{PC} \leftarrow \text{valP}$
decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$ $\text{dstE} \leftarrow \text{rB}$
execute	$\text{valE} \leftarrow \text{valB} + \text{valB}$
memory	
write back	$R[\text{dstE}] \leftarrow \text{valE}$

36

addq pipeline registers

stage	addq rA, rB
fetch	$icode : ifun \leftarrow M_1[PC]$ $rA : rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC + 2$
PC update	$PC \leftarrow valP$
decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$ $dstE \leftarrow rB$
execute	$valE \leftarrow valB + valA$
write back	$R[dstE] \leftarrow valE$

36

HCL2D pipeline registers

```

register xF {
    pc : 64 = 0;
};
/* Fetch+PC Update*/
register fD {
    rA : 4 = REG_NONE; rB : 4 = REG_NONE;
};
/* Decode */
register dE {
    valA : 64 = 0; valB : 64 = E; dstE : 4 = REG_NONE;
};
/* Execute */
register eW {
    valE : 64 = 0; dstE : 4 = REG_NONE;
};
/* Writeback */
    
```

37

HCL2D: Fetch/Decode

unpipelined

```

/* Fetch+PC Update*/
pc = F_pc;
x_pc = pc + 2;
rA = i10bytes[12..16];
rB = i10bytes[8..12];
/* Decode */
reg_srcA = rA;
reg_srcB = rB;
dstE = rB;
valA = reg_outputA;
valB = reg_outputB;
    
```

pipelined

```

/* Fetch+PC Update*/
pc = F_pc;
x_pc = pc + 2;
f_rA = i10bytes[12..16];
f_rB = i10bytes[8..12];
/* Decode */
reg_srcA = D_rA;
reg_srcB = D_rB;
dstE = D_rB;
d_valA = reg_outputA;
d_valB = reg_outputB;
    
```

38

HCL2D pipelining debugging: intro

debugging pipelines is consistently one of the biggest sources of difficulty in this class

notably: big drain on TA time

39

HCL2D pipeline debugging advice

draw a picture of the state of the instructions

get -d output

check **each stage** of the broken instruction

be mindful: there might be a forwarding/hazard handling problem

40

exercise: stalls and forwarding (1)

```
mrmovq 0(%rax), %rbx
addq %rax, %rcx
subq %rbx, %rcx
rmmovq %rcx, 0(%rax)
```

Are there stalls? Where does forwarding happen?

41

exercise: stalls and forwarding (2)

```
mrmovq 0(%rax), %rbx
call foo
foo: addq %rbx, %rcx
rmmovq %rcx, 0(%rcx)
ret
```

Are there stalls? Where does forwarding happen?

42

exercise: stalls and forwarding (3)

```
addq %rax, %rax
jne foo // taken
foo: mrmovq 0(%rax), %rbx
addq %rbx, %rcx
mrmovq 0(%rbx), %rcx
```

Are there stalls? Where does forwarding happen?

43

jXX: speculating wrong

```
subq %r8, %r8
jne LABEL
xorq %r10, %r11
...
```

```
LABEL: addq %r8, %r9
        rmmovq %r10, 0(%r11)
```

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	xorq	nothing	nothing	jne (done)	OPq

44

jXX: speculating wrong

```
subq %r8, %r8
jne LABEL
xorq %r10, %r11
...
```

```
LABEL: addq %r8, %r9
        rmmovq %r10, 0(%r11)
```

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne				
3	addq [?]	jne	subq (set ZF)		
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	xorq	nothing	nothing	jne (done)	OPq

"squash" wrong guesses

44

jXX: speculating wrong

```
subq %r8, %r8
jne LABEL
xorq %r10, %r11
...
```

```
LABEL: addq %r8, %r9
        rmmovq %r10, 0(%r11)
```

time	fetch	decode	execute	memory	writeback
1	subq				
2	jne	subq			
3	addq [?]				
4	rmmovq [?]	addq [?]	jne (use ZF)	OPq	
5	xorq	nothing	nothing	jne (done)	OPq

fetch correct next instruction

44