

SEQ part 3

Samira Khan

The slides are prepared by Charles Reiss

Review

each instruction takes one cycle

read values **from previous cycle**

send **new values** to state components

control what is sent with **MUXes**


simple ISA 4: mov-to-register

```
irmovq $constant, %rYY
```

```
rrmovq %rXX, %rYY
```

```
mrmovq 10(%rXX), %rYY
```


mov-to-register CPU




`rrmovq rA, rB`

`irmovq V, rB`

`mrmovq D(rB), rA`




mov-to-register CPU




`rrmovq rA, rB`

`irmovq V, rB`

`mrmovq D(rB), rA`




mov-to-register CPU




`rrmovq rA, rB`

`irmovq V, rB`

`mrmovq D(rB), rA`



mov-to-register CPU



`rrmovq rA, rB`




`irmovq V, rB`



`mrmovq D(rB), rA`




mov-to-register CPU




`rrmovq rA, rB`

`irmovq V, rB`

`mrmovq D(rB), rA`



mov-to-register CPU



`rrmovq rA, rB`




`irmovq V, rB`



`mrmovq D(rB), rA`



mov-to-register CPU



`rrmovq rA, rB`




`irmovq V, rB`



`mrmovq D(rB), rA`



mov-to-register CPU



`rrmovq rA, rB`



`irmovq V, rB`



`mrmovq D(rB), rA`



simple ISA 4B: mov


`irmovq $constant, %rYY`

`rrmovq %rXX, %rYY`

`mrmovq 10(%rXX), %rYY`

`rmmovq %rXX, 10(%rYY)`

mov CPU




`rrmovq rA, rB`




`irmovq V, rB`




`mrmovq D(rB), rA`



`rmmovq rA, D(rB)`



mov CPU




`rrmovq rA, rB`




`irmovq V, rB`




`mrmovq D(rB), rA`



`rmmovq rA, D(rB)`



mov CPU




`rrmovq rA, rB`



`irmovq V, rB`




`mrmovq D(rB), rA`




`rmmovq rA, D(rB)`




mov CPU



mov CPU



mov CPU



Stages

conceptual division of instruction:

fetch — read instruction memory, split instruction, compute length

decode — read register file

execute — arithmetic (including of addresses)

memory — read or write data memory

write back — write to register file

PC update — compute next value of PC

stages and time

fetch / decode / execute / memory / write back / PC update

Order when these events happen pushq %rax instruction:

1. instruction read
2. memory changes
3. %rsp changes
4. PC changes

Hint: recall how registers, register files, memory works

- a. 1; then 2, 3, and 4 in any order
- b. 1; then 2, 3, and 4 at almost the same time
- c. 1; then 2; then 3; then 4
- d. 1; then 3; then 2; then 4
- e. 1; then 2; then 3 and 4 at almost the same time
- f. something else

stages example: nop

stage

nop

fetch

icode : ifun $\leftarrow M_1[\text{PC}]$
valP $\leftarrow \text{PC} + 1$

decode

memory

write back

PC update

PC $\leftarrow \text{valP}$

stages example: nop

stage

nop

fetch

icode : ifun $\leftarrow M_1[PC]$
valP $\leftarrow PC + 1$

part of output wires
from instruction memory

decode

memory

write back

PC update

PC \leftarrow valP

stages example: nop

stage

nop

fetch

icode : ifun $\leftarrow M_1[PC]$

valP $\leftarrow PC + 1$

decode

memory

write back

PC update

PC \leftarrow valP

name of a wire

\leftarrow means putting a value on a wire

stages example: nop

stage

nop

fetch

icode : ifun $\leftarrow M_1[PC]$
valP $\leftarrow PC + 1$

decode

memory

write back

PC update

PC \leftarrow valP

\leftarrow means putting value on
input wire to PC register

stages example: nop/jmp

stage	nop	jmp dest
fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC} + 1]$
decode		
memory		
write back		
PC update	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valC}$

stages example: nop/jmp


stage	nop	jmp dest
fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC} + 1]$

decode

memory


write back

PC update



stages example: nop/jmp

stage	nop	jmp dest
fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC} + 1]$
decode		
memory		
write back		
PC update	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valC}$



stages example: rmmovq/mrmovq

stage	rmmovq rA, D(rB)	mrmovq D(rB), rA
fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valP} \leftarrow \text{PC} + 10$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valP} \leftarrow \text{PC} + 10$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$
decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	$\text{valB} \leftarrow R[\text{rB}]$
execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	$\text{valE} \leftarrow \text{valB} + \text{valC}$
memory	$M_8[\text{valE}] \leftarrow \text{valA}$	$\text{valM} \leftarrow M_8[\text{valE}]$
write back		$R[\text{rA}] \leftarrow \text{valM}$
PC update	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$

stages example: rmmovq/mrmovq

stage rmmovq rA, D(rB) mrmovq D(rB), rA

fetch icode : ifun $\leftarrow M_1[PC]$ icode : ifun $\leftarrow M_1[PC]$
 rA : rB $\leftarrow M_1[PC + 1]$ rA : rB $\leftarrow M_1[PC + 1]$
 valP $\leftarrow PC + 10$ valP $\leftarrow PC + 10$
 valC $\leftarrow M_8[PC + 2]$ valC $\leftarrow M_8[PC + 2]$

decode

valA $\leftarrow R[rA]$

assignment means:

setting **register number** input to register file *and*
naming output wires of register file

write back

$R[rA] \leftarrow valM$

PC update

$PC \leftarrow valP$

$PC \leftarrow valP$

stages example: rmmovq/mrmovq

stage	rmmovq rA, D(rB)	mrmovq D(rB), rA
fetch	icode : ifun $\leftarrow M_1[PC]$ rA : rB $\leftarrow M_1[PC + 1]$ valP $\leftarrow PC + 10$ valC $\leftarrow M_8[PC + 2]$	icode : ifun $\leftarrow M_1[PC]$ rA : rB $\leftarrow M_1[PC + 1]$ valP $\leftarrow PC + 10$ valC $\leftarrow M_8[PC + 2]$
decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[rB]$	valB $\leftarrow R[rB]$
execute	valE \leftarrow reading $R[rA]$ not needed but would be harmless + valC	
memory	$M_8[valE] \leftarrow valA$	valM $\leftarrow M_8[valE]$
write back		$R[rA] \leftarrow valM$
PC update	PC $\leftarrow valP$	PC $\leftarrow valP$

stages example: rmmovq/mrmovq

stage	rmmovq rA, D(rB)	mrmovq D(rB), rA
fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valP} \leftarrow \text{PC} + 10$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valP} \leftarrow \text{PC} + 10$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$
decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	$\text{valB} \leftarrow R[\text{rB}]$
execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	$\text{valE} \leftarrow \text{valB} + \text{valC}$
memory	$M_8[\text{valE}] \leftarrow \text{valA}$	$\text{valM} \leftarrow M_8[\text{valE}]$

assignment means:

setting **address** wires to valE *and*

setting **value input** wires to valA *and*

$R[\text{rA}] \leftarrow \text{valM}$

$\text{C} \leftarrow \text{valP}$

stages example: rmmovq/mrmovq

stage	rmmovq rA, D(rB)	mrmovq D(rB), rA
fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valP} \leftarrow \text{PC} + 10$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valP} \leftarrow \text{PC} + 10$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$
decode	valA	valE
execute	valE	valM
memory	$M_8[\text{valE}] \leftarrow \text{valA}$	$\text{valM} \leftarrow M_8[\text{valE}]$
write back		$R[\text{rA}] \leftarrow \text{valM}$
PC update	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$


assignment means:
setting **address** wires to valE *and*
naming the output of the data memory

stages example: rmmovq/mrmovq

stage	rmmovq rA, D(rB)	mrmovq D(rB), rA
fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valP} \leftarrow \text{PC} + 10$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valP} \leftarrow \text{PC} + 10$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$
decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	$\text{valB} \leftarrow R[\text{rB}]$
execute	valM	
memory	M	
write back		$R[\text{rA}] \leftarrow \text{valM}$
PC update	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$

assignment means:
setting register file input wires to valM
setting register file **write register number**

mov CPU



`rrmovq rA, rB`



`irmovq V, rB`




`mrmovq D(rB), rA`



`rmmovq rA, D(rB)`



mov CPU




`rrmovq rA, rB`



`irmovq V, rB`




`mrmovq D(rB), rA`



`rmmovq rA, D(rB)`



mov CPU




`rrmovq rA, rB`




`irmovq V, rB`



`mrmovq D(rB), rA`



`rmmovq rA, D(rB)`



data path versus control path

data path — signals carrying “actual data”

control path — signals that control MUXes, etc.

fuzzy line: e.g. are condition codes part of control path?

we will often omit parts of the control path in drawings, etc.

SEQ: instruction fetch

read instruction memory at PC

split into separate wires:

icode:ifun — opcode


rA, rB — register numbers

valC — call target or mov displacement

compute next instruction address:

valP — $PC + (\text{instr length})$

instruction fetch




SEQ: instruction “decode”


read registers

valA, valB — register values

instruction decode (1)



instruction decode (1)



exercise: which of these instructions can this **not** work for?
nop, addq, mrmovq, popq, call,

SEQ: srcA, srcB

always read rA, rB?

Problems:

- push rA

- pop

- call


- ret

extra signals: srcA, srcB — computed input register

MUX controlled by icode


SEQ: possible registers to read

instruction	srcA	srcB
halt, nop, jCC, irmovq	none	none
cmovCC, rrmovq	rA	none
rrmovq	none	rB
rmmovq, OPq	rA	rB
call, ret	none?	%rsp
pushq, popq	rA	%rsp




SEQ: possible registers to read

instruction	srcA	srcB
halt, nop, jCC, irmovq	none	none
cmovCC, rrmovq	rA	none
rrmovq	none	rB
rmmovq, OPq	rA	rB
call, ret	none?	%rsp
pushq, popq	rA	%rsp



instruction decode (2)



SEQ: execute

perform ALU operation (add, sub, xor, and)


valE — ALU output

read prior condition codes


Cnd — condition codes based on ifun (instruction type for jCC/cmouvCC)

write new condition codes


using condition codes: `cmov*`



execute (1)



execute (1)




exercise: which of these instructions can this **not** work for?
nop, addq, mrmovq, popq, call,

SEQ: ALU operations?

ALU inputs always **valA**, **valB** (register values)?

no, inputs from instruction: (Displacement + rB)

mrmovq
rmmovq




no, constants: (rsp +/- 8)

pushq
popq
call
ret

extra signals: **aluA**, **aluB**

computed ALU input values

execute (2)




SEQ: Memory


read or write data memory

valM — value read from memory (if any)

memory (1)



memory (1)



exercise: which of these instructions can this **not** work for?
nop, rmmovq, mrmovq, popq, call,

SEQ: control signals for memory

read/write — read enable? write enable?

Addr — address

mostly ALU output


tricky cases: **popq, ret**

Data — value to write

mostly valA

tricky case: **call**


memory (2)




SEQ: write back

write registers

write back (1)



write back (1)




exercise: which of these instructions can this **not** work for?
nop, pushq, mrmovq, popq, call,

SEQ: control signals for WB


two write inputs — two needed by popq
valM (memory output), valE (ALU output)

two register numbers
dstM, dstE


write disable — use dummy register number 0xF



write back (2a)



write back (2b)




SEQ: Update PC

choose value for PC next cycle (input to PC register)


usually valP (following instruction)

exceptions: **call**, **jCC**, **ret**

PC update




circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn

Exercise: what do they select when running `addq %r8, %r9`?


circuit: setting MUXEs



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn

Exercise: what do they select when running `addq %r8, %r9`?


circuit: setting MUXEs




MUXes — PC, dstM, dstE, aluA, aluB, dmemIn

Exercise: what do they select when running `addq %r8, %r9`?

circuit: setting MUXEs




circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn

Exercise: what do they select for **rmmovq**?


circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn

Exercise: what do they select for **rmmovq**?

circuit: setting MUXes



MUXes — PC, dstM, dstE, aluA, aluB, dmemIn
Exercise: what do they select for **call**?

Summary

each instruction takes one cycle

divided into stages for **design convenience**

read values **from previous cycle**

send **new values** to state components

control what is sent with **MUXes**