


Pipelining (part 2)

addq processor performance

example delays:

path	time
add 2	80 ps
instruction memory	200 ps
register file read	125 ps
add	100 ps
register file write	125 ps



no pipelining: 1 instruction per 550 ps
 add up everything but add 2 (critical (slowest) path)

pipelining: 1 instruction per 200 ps + pipeline register delays
 slowest path through stage + pipeline register delays
 latency: 800 ps + pipeline register delays (4 cycles)


critical path

every path from state output to state input needs enough time
 output — may change on rising edge of clock
 input — must be stable sufficiently before rising edge of clock

critical path: slowest of all these paths — determines cycle time
 times three: slowest part of ALU ended up mattering


matters with or without pipelining

SEQ paths




SEQ paths

path 1: 25 picoseconds




SEQ paths

path 1: 25 picoseconds path 2: 50 picoseconds




SEQ paths

path 1: 25 picoseconds path 2: 50 picoseconds
path 3: 400 picoseconds




SEQ paths

path 1: 25 picoseconds path 2: 50 picoseconds
path 3: 400 picoseconds path 4: 900 picoseconds
... ..




SEQ paths

path 1: 25 picoseconds path 2: 50 picoseconds
 path 3: 400 picoseconds path 4: 900 picoseconds




sequential addq paths




sequential addq paths

path 1: 25 picoseconds




sequential addq paths

path 1: 25 picoseconds
 path 2: 375 picoseconds



sequential addq paths


path 1: 25 picoseconds
 path 2: 375 picoseconds
 path 3: 500 picoseconds



5

sequential addq paths


path 1: 25 picoseconds
 path 2: 375 picoseconds
 path 3: 500 picoseconds
 path 4: 500 picoseconds



5


sequential addq paths

path 1: 25 picoseconds
 path 2: 375 picoseconds
 path 3: 500 picoseconds
 path 4: 500 picoseconds
 overall cycle time: 500 picoseconds (longest path)



5


pipelined addq paths



path 1: 80 picoseconds
 path 2: 210 picoseconds
 path 3: 210 picoseconds
 path 4: 135 picoseconds
 path 5: 110 picoseconds
 path 6: 135 picoseconds
 ...
 overall cycle time: 210 picoseconds

6

pipelined addq paths




path 1: 80 picoseconds
 path 2: **210 picoseconds**
 path 3: 210 picoseconds
 path 4: 135 picoseconds
 path 5: 110 picoseconds
 path 6: 135 picoseconds
 ...
 overall cycle time: **210 picoseconds**

addq processor timing

```

// initially %r8 = 800,
//           %r9 = 900, etc.
addq %r8, %r9
addq %r10, %r11
addq %r12, %r13
addq %r9, %r8
    
```




	fetch	fetch/decode		decode/execute			execute/writeback	
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2	8	9					
2	0x4	10	11	800	900	9		
3	0x6	12	13	1000	1100	11	1700	9
4		9	8	1200	1300	13	2100	11
5				1700	800	8	2500	13
6							2500	8

addq processor timing

```

// initially %r8 = 800,
//           %r9 = 900, etc.
addq %r8, %r9
addq %r10, %r11
addq %r12, %r13
addq %r9, %r8
    
```




	fetch	fetch/decode		decode/execute			execute/writeback	
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2	8	9					
2	0x4	10	11	800	900	9		
3	0x6	12	13	1000	1100	11	1700	9
4		9	8	1200	1300	13	2100	11
5				1700	800	8	2500	13
6							2500	8

addq processor timing

```


// initially %r8 = 800,
//           %r9 = 900, etc.
addq %r8, %r9
addq %r10, %r11
addq %r12, %r13
addq %r9, %r8
    
```



	fetch	fetch/decode		decode/execute			execute/writeback	
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2	8	9					
2	0x4	10	11	800	900	9		
3	0x6	12	13	1000	1100	11	1700	9
4		9	8	1200	1300	13	2100	11
5				1700	800	8	2500	13
6							2500	8

addq processor timing

```
// initially %r8 = 800,
//           %r9 = 900, etc.
addq %r8, %r9
addq %r10, %r11
addq %r12, %r13
addq %r9, %r8
```




cycle	fetch		fetch/decode			decode/execute			execute/writeback	
	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstM]	next R[dstE]	dstE	
0	0x0									
1	0x2	8	9							
2	0x4	10	11	800	900	9				
3	0x6	12	13	1000	1100	11	1700		9	
4		9	8	1200	1300	13	2100		11	
5				1700	800	8	2500		13	
6							2500		8	

7

addq processor timing


```
// initially %r8 = 800,
//           %r9 = 900, etc.
addq %r8, %r9
addq %r10, %r11
addq %r12, %r13
addq %r9, %r8
```



cycle	fetch		fetch/decode			decode/execute			execute/writeback	
	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstM]	next R[dstE]	dstE	
0	0x0									
1	0x2	8	9							
2	0x4	10	11	800	900	9				
3	0x6	12	13	1000	1100	11	1700		9	
4		9	8	1200	1300	13	2100		11	
5				1700	800	8	2500		13	
6							2500		8	

7

pipeline register naming convention



8

pipeline register naming convention

f — fetch sends values here
D — decode receives values here
d — decode sends values here
...

9

addq HCL

```

...
/* f: from fetch */
f_rA = i10bytes[12..16];
f_rB = i10bytes[8..12];

/* fetch to decode */
/* f_rA -> D_rA, etc. */
register fD {
    rA : 4 = REG_NONE;
    rB : 4 = REG_NONE;
}

/* D: to decode
   d: from decode */
d_dstE = D_rB;
/* use register file: */
reg_srcA = D_rA;
d_valA = reg_outputA;
...

/* decode to execute */
register dE {
    dstE : 4 = REG_NONE;
    valA : 64 = 0;
    valB : 64 = 0;
}

```

10

addq fetch/decode

unpipelined

```

/* Fetch+PC Update*/
pc = P_pc;
p_pc = pc + 2;
rA = i10bytes[12..16];
rB = i10bytes[8..12];
/* Decode */
reg_srcA = rA;
reg_srcB = rB;
reg_dstE = rB;
valA = reg_outputA;
valB = reg_outputB;

```

pipelined

```

/* Fetch+PC Update*/
pc = P_pc;
p_pc = pc + 2;
f_rA = i10bytes[12..16];
f_rB = i10bytes[8..12];
/* Decode */
reg_srcA = D_rA;
reg_srcB = D_rB;
d_dstE = D_rB;
d_valA = reg_outputA;
d_valB = reg_outputB;

```

11

addq pipeline registers


```

register pP {
    pc : 64 = 0;
};
/* Fetch+PC Update*/
register fD {
    rA : 4 = REG_NONE; rB : 4 = REG_NONE;
};
/* Decode */
register dE {
    valA : 64 = 0; valB : 64 = E; dstE : 4 = REG_NONE;
}
/* Execute */
register eW {
    valE : 64 = 0; dstE : 4 = REG_NONE;
}
/* Writeback */

```


12

SEQ without stages




13


SEQ with stages




SEQ with stages




SEQ with stages



SEQ with stages (actually sequential)




adding pipeline registers



16

adding pipeline registers



16

passing values in pipeline

read **prior stage's outputs**

e.g. decode: get from fetch via pipeline registers (D_icode , ...)

send **inputs for next stage**

e.g. decode: send to execute via pipeline registers (d_icode , ...)


exceptions: **deliberate sharing** between instructions

via register file/memory/etc.

via control flow instructions


17

memory read/write logic




18

memory read/write logic



18

memory read/write logic



18

memory read/write: SEQ code

```
icode = i10bytes[4..8];
mem_readbit = [
    icode == MRMOVQ || ...: 1;
    0;
];
```

19

memory read/write: PIPE code

```
f_icode = i10bytes[4..8];
register fd { /* and dE and eM and mW */
    icode : 4 = NOP;
}
d_icode = D_icode;
...
e_icode = E_icode;
mem_readbit = [
    M_icode == MRMOVQ || ...: 1;
    0;
];
```






20

memory read/write: PIPE code

```
f_icode = i10bytes[4..8];
register fD { /* and dE and eM and mW */
    icode : 4 = NOP;
}
d_icode = D_icode;
...
e_icode = E_icode;
mem_readbit = [
    M_icode == MRMOVQ || ...: 1;
    0;
];
```






20

addq pipeline registers

stage	addq rA, rB	
fetch	icode : ifun $\leftarrow M_1[PC]$ rA : rB $\leftarrow M_1[PC+1]$ valP $\leftarrow PC + 2$	 PC
PC update	PC $\leftarrow valP$	 icode
decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[rB]$	 icode
execute	valE $\leftarrow valA + valB$	 icode
memory		 icode
write back	$R[rB] \leftarrow valE$	






21

addq pipeline registers

stage	addq rA, rB	
fetch	icode : ifun $\leftarrow M_1[PC]$ rA : rB $\leftarrow M_1[PC+1]$ valP $\leftarrow PC + 2$	 PC
PC update	PC $\leftarrow valP$	 icode, rA, rB
decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[rB]$	 icode, rB
execute	valE $\leftarrow valA + valB$	 icode, rB
memory		 icode, rB
write back	$R[rB] \leftarrow valE$	






21

addq pipeline registers

stage	addq rA, rB	
fetch	icode : ifun $\leftarrow M_1[PC]$ rA : rB $\leftarrow M_1[PC+1]$ valP $\leftarrow PC + 2$	 PC
PC update	PC $\leftarrow valP$	 icode, rA, rB
decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[rB]$	 icode, rB, valA, valB
execute	valE $\leftarrow valA + valB$	 icode, rB
memory		 icode, rB
write back	$R[rB] \leftarrow valE$	






21

addq pipeline registers

stage	addq rA, rB	
fetch	$icode : ifun \leftarrow M_1[PC]$ $rA : rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC + 2$	 PC  icode, rA, rB
PC update	$PC \leftarrow valP$	
decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$	 icode, rB, valA, valB
execute	$valE \leftarrow valA + valB$	 icode, rB, valE
memory		 icode, rB, valE
write back	$R[rB] \leftarrow valE$	






21

addq pipeline registers

stage	addq rA, rB	
fetch	$icode : ifun \leftarrow M_1[PC]$ $rA : rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC + 2$	 PC  icode, rA, rB
PC update	$PC \leftarrow valP$	
decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$ $dstE \leftarrow rB$	 icode, dstE, valA, valB
execute	$valE \leftarrow valA + valB$	 icode, dstE, valE
memory		 icode, dstE, valE
write back	$R[dstE] \leftarrow valE$	

21






addq pipeline registers

stage	addq rA, rB	
fetch	$icode : ifun \leftarrow M_1[PC]$ $rA : rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC + 2$	 PC  icode, rA, rB
PC update	$PC \leftarrow valP$	
decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$ $dstE \leftarrow rB$	 icode, dstE, valA, valB
execute	$valE \leftarrow valA + valB$	 icode, dstE, valE
memory		 icode, dstE, valE
write back	$R[dstE] \leftarrow valE$	

redundant with rB + icode
but will make implementation simpler






21

pushq pipeline registers

stage	pushq rA	
fetch	$icode : ifun \leftarrow M_1[PC]$ $valP \leftarrow PC + 2$	 PC  icode
PC update	$PC \leftarrow valP$	
decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[\%rsp]$	 icode
execute	$valE \leftarrow valB - 8$	 icode
memory	$M[valE] \leftarrow valA$	 icode
write back	$R[\%rsp] \leftarrow valE$	






22

pushq pipeline registers

stage	pushq rA	
fetch	icode : ifun $\leftarrow M_1[PC]$ valP $\leftarrow PC + 2$	 PC
PC update	PC $\leftarrow valP$	 icode, rA
decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[\%rsp]$	 icode
execute	valE $\leftarrow valB - 8$	 icode
memory	$M[valE] \leftarrow valA$	 icode
write back	$R[\%rsp] \leftarrow valE$	






22

pushq pipeline registers

stage	pushq rA	
fetch	icode : ifun $\leftarrow M_1[PC]$ valP $\leftarrow PC + 2$	 PC
PC update	PC $\leftarrow valP$	 icode, rA
decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[\%rsp]$	 icode, valA, valB
execute	valE $\leftarrow valB - 8$	 icode, valA
memory	$M[valE] \leftarrow valA$	 icode
write back	$R[\%rsp] \leftarrow valE$	






22

pushq pipeline registers

stage	pushq rA	
fetch	icode : ifun $\leftarrow M_1[PC]$ valP $\leftarrow PC + 2$	 PC
PC update	PC $\leftarrow valP$	 icode, rA
decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[\%rsp]$	 icode, valA, valB
execute	valE $\leftarrow valB - 8$	 icode, valA, valE
memory	$M[valE] \leftarrow valA$	 icode, valE
write back	$R[\%rsp] \leftarrow valE$	

22

pushq pipeline registers

stage	pushq rA	
fetch	icode : ifun $\leftarrow M_1[PC]$ valP $\leftarrow PC + 2$	 PC
PC update	PC $\leftarrow valP$	 icode, rA
decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[\%rsp]$ dstE $\leftarrow \%rsp$	 icode, valA, valB, dstE
execute	valE $\leftarrow valB - 8$	 icode, valA, valE, dstE
memory	$M[valE] \leftarrow valA$	 icode, valE, dstE
write back	$R[dstE] \leftarrow valE$	

22

pushq pipeline registers

stage pushq rA

fetch icode : ifun $\leftarrow M_1[PC]$
 valP $\leftarrow PC + 2$

PC

PC update PC \leftarrow valP

icode, rA

decode valA $\leftarrow R[rA]$
 valB $\leftarrow R[\%rsp]$
 dstE $\leftarrow \%rsp$

icode, valA, valB, dstE

execute valE \leftarrow valB - 8

icode, valA, valE, dstE

redundant with icode
 but will make implementation simpler


write back R[dstE] \leftarrow valE

icode, valE, dstE

22

addq processor: data hazard

// initially %r8 = 800,
 // %r9 = 900, etc.
 addq %r8, %r9
 addq %r9, %r8
 addq ...
 addq ...




	fetch	fetch/decode		decode/execute			execute/writeback	
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstM]	dstE
0	0x0							
1	0x2	8	9					
2		9	8	800	900	9		
3				900	800	8	1700	9
4							1700	8

23

addq processor: data hazard

// initially %r8 = 800,
 // %r9 = 900, etc.
 addq %r8, %r9
 addq %r9, %r8
 addq ...
 addq ...



	fetch	fetch/decode		decode/execute			execute/writeback	
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstM]	dstE
0	0x0							
1	0x2	8	9					
2		9	8	800	900	9		
3				900	800	8	1700	9
4							1700	8

should be 1700

23

data hazard

addq %r8, %r9 // (1)
 addq %r9, %r8 // (2)

step#	pipeline implementation	ISA specification
1	read r8, r9 for (1)	read r8, r9 for (1)
2	read r9, r8 for (2)	write r9 for (1)
3	write r9 for (1)	read r9, r8 for (2)
4	write r8 for (2)	write r8 for (2)

pipeline reads older value...

instead of value ISA says was just written

24

data hazard compiler solution

```
addq %r8, %r9
nop
nop
addq %r9, %r8
```

one solution: **change the ISA**
all addqs take effect **three instructions later**

make it **compiler's job**

usually not acceptable

25

data hazard hardware solution

```
addq %r8, %r9
// hardware inserts: nop
// hardware inserts: nop
addq %r9, %r8
```

how about hardware add nops?

called **stalling**

extra logic:


sometimes don't change PC

sometimes put do-nothing values in pipeline registers

26

addq processor: data hazard stall

```
// initially %r8 = 800,
//           %r9 = 900, etc.
addq %r8, %r9
// hardware stalls twice
addq %r9, %r8
addq %r10, %r11
```




	fetch	fetch→decode	decode→execute			execute→writeback		
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2*	8	9					
2	0x2*	F	F	800	900	9		
3	0x2	F	F	---	---	F	1700	9
4	0x4	9	8	---	---	F	---	F
5		10	11	1700	800	8	---	F
6				1000	1100	11	2500	8

27

addq processor: data hazard stall

```
// initially %r8 = 800,
//           %r9 = 900, etc.
addq %r8, %r9
// hardware stalls twice
addq %r9, %r8
addq %r10, %r11
```




	fetch	fetch→decode	decode→execute			execute→writeback		
cycle	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0							
1	0x2*	8	9					
2	0x2*	F	F	800	900	9		
3	0x2	F	F	---	---	F	1700	9
4	0x4	9	8	---	---	F	---	F
5		10	11	1700	800	8	---	F
6				1000	1100	11	2500	8

27

addq processor: data hazard stall

```
// initially %r8 = 800,
//          %r9 = 900, etc.
addq %r8, %r9
// hardware stalls twice
addq %r9, %r8
addq %r10, %r11
```



cycle	fetch		fetch→decode			decode→execute			execute→writeback	
	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE		
0	0x0									
1	0x2*	8	9							
2	0x2*	F	F	800	900	9				
3	0x2	F	F	---	---	F	1700	9		
4	0x4	9	8	---	---	F	---	F		
5		10	11	1700	800	8	---	F		
6				1000	1100	11	2500	8		

R[9] written during cycle 3; read during cycle 4

27

addq stall

```
addq %r8, %r9
// hardware stalls twice
addq %r9, %r8
addq %r10, %r11
```

cycle	fetch	decode	execute	writeback
0	addq %r8, %r9			
1	addq %r9, %r8	addq %r8, %r9		
2	addq %r9, %r8	nop "bubble"	addq %r8, %r9	
3	addq %r9, %r8	nop "bubble"	nop "bubble"	addq %r8, %r9
4	addq %r10, %r11	addq %r9, %r8	nop "bubble"	nop "bubble"
5	...	addq %r10, %r11	addq %r9, %r8	nop "bubble"

28

addq stall (alternative)


```
addq %r8, %r9
// hardware stalls twice
addq %r9, %r8
addq %r10, %r11
```

cycle	fetch	decode	execute	writeback
0	addq %r8, %r9			
1	addq %r9, %r8	addq %r8, %r9		
2	addq %r10, %r11	addq %r9, %r8	addq %r8, %r9	
3	addq %r10, %r11	addq %r9, %r8	nop "bubble"	addq %r8, %r9
4	addq %r10, %r11	addq %r9, %r8	nop "bubble"	nop "bubble"
5	...	addq %r10, %r11	addq %r9, %r8	nop "bubble"

29

addq processor: data hazard stall (alternative)

```
// initially %r8 = 800,
//          %r9 = 900, etc.
addq %r8, %r9
// hardware stalls twice
addq %r9, %r8
addq %r10, %r11
```




cycle	fetch		fetch→decode			decode→execute			execute→writeback	
	PC	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE		
0	0x0									
1	0x2	8	9							
2	0x4*	9*	8*	800	900	9				
3	0x4*	9*	8*	---	---	F*	1700	9		
4	0x4	9	8	---	---	F*	---	F		
5		10	11	1700	800	8	---	F		
6				1000	1100	11	2500	8		

30

addq processor: data hazard stall (alternative)

```
// initially %r8 = 800,
//           %r9 = 900, etc.
addq %r8, %r9
// hardware stalls twice
addq %r9, %r8
addq %r10, %r11
```




cycle	PC	fetch→decode	decode→execute	execute→writeback	
	rA	rB	R[srcA] R[srcB] dstE	next R[dstE] dstE	
0	0x0				
1	0x2	8	9		
2	0x4*	9*	8*	800 900 9	
3	0x4*	9*	8*	--- F*	1700 9
4	0x4	9	8	--- F*	--- F
5		10	11	1700 800 8	--- F
6				1000 1100 11	2500 8

30

addq processor: data hazard stall (alternative)

```
// initially %r8 = 800,
//           %r9 = 900, etc.
addq %r8, %r9
// hardware stalls twice
addq %r9, %r8
addq %r10, %r11
```




cycle	PC	fetch→decode	decode→execute	execute→writeback	
	rA	rB	R[srcA] R[srcB] dstE	next R[dstE] dstE	
0	0x0				
1	0x2	8	9		
2	0x4*	9*	8*	800 900 9	
3	0x4*	9*	8*	--- F*	1700 9
4	0x4	9	8	--- F*	--- F
5		10	11	1700 800 8	--- F
6				1000 1100 11	2500 8

R[9] written during cycle 3; read during cycle 4

30

hazard exercise

```
addq %r8, %r9
addq %r10, %r11
addq %r9, %r8
addq %r11, %r10
```




to resolve hazards with stalling, how many stalls are needed?

31

hazard exercise solution

```
addq %r8, %r9
addq %r10, %r11
addq %r9, %r8
addq %r11, %r10
```



32

exercise: pipelining improvement (1)

1% of instructions executed need to stall 4 cycles for hazard

2% stall exactly 3

10% stall exactly 2

15% stall exactly 1

how many cycles per instruction? (compute the mean)

33

exercise: pipelining improvement (1)

1% of instructions executed need to stall 4 cycles for hazard

2% stall exactly 3

10% stall exactly 2

15% stall exactly 1

how many cycles per instruction? (compute the mean)

$$1 + .15 \times 1 + .10 \times 2 + .02 \times 3 + .01 \times 4 = 1.45$$

33

exercise: pipelining improvement (2)

1% of instructions executed need to stall 4 cycles for hazard

2% stall exactly 3

10% stall exactly 2

15% stall exactly 1

how many cycles per instruction? 1.45

original cycle time: 1200 ps; new cycle time: 300 ps

how much better throughput?

34

exercise: pipelining improvement (2)

1% of instructions executed need to stall 4 cycles for hazard

2% stall exactly 3

10% stall exactly 2

15% stall exactly 1

how many cycles per instruction? 1.45

original cycle time: 1200 ps; new cycle time: 300 ps

how much better throughput?

1 every ($1.45 \times 300 = 435$ ps) versus 1 every 1200 — 2.76 faster

34

control hazard

```
addq %r8, %r9
je 0xFFFF
addq %r10, %r11
```

cycle	fetch		fetch→decode		decode→execute			execute→writeback	
	PC	SF/ZF	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0	0/1							
1	0x2	0/1	8	9					
2	???	0/1	0xF	0xF	800	900	9		

35

control hazard

```
addq %r8, %r9
je 0xFFFF
addq %r10, %r11
```

cycle	fetch		fetch→decode		decode→execute			execute→writeback	
	PC	SF/ZF	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0	0/1							
1	0x2	0/1	8	9					
2	???	0/1	0xF	0xF	800	900	9		

0xFFFF if R[8] = R[9]; 0x12 otherwise

35

control hazard: stall

```
addq %r8, %r9
// insert two nops
je 0xFFFF
addq %r10, %r11
```

cycle	fetch		fetch→decode		decode→execute			execute→writeback	
	PC	SF/ZF	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0	0/1							
1	0x2*	0/1	8	9					
2	0x2*	0/1	0xF	0xF	800	900	9		
3	0x2	0/0	0xF	0xF	---	---	0xF	1700	9
4	0x10	0/0	0xF	0xF	---	---	0xF	---	0xF
5			10	11	---	---	0xF	---	0xF
6					1000	1100	11	---	0xF

36

control hazard: stall

```
addq %r8, %r9
// insert two nops
je 0xFFFF
addq %r10, %r11
```

cycle	fetch		fetch→decode		decode→execute			execute→writeback	
	PC	SF/ZF	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE
0	0x0	0/1							
1	0x2*	0/1	8	9					
2	0x2*	0/1	0xF	0xF	800	900	9		
3	0x2	0/0	0xF	0xF	---	---	0xF	1700	9
4	0x10	0/0	0xF	0xF	---	---	0xF	---	0xF
5			10	11	---	---	0xF	---	0xF
6					1000	1100	11	---	0xF

wait for two cycles for addq to update SF/ZF

36

control hazard: stall

```
addq %r8, %r9
// insert two nops
je 0xFFFF
addq %r10, %r11
```

cycle	fetch		fetch→decode			decode→execute			execute→writeback	
	PC	SF/ZF	rA	rB	R[srcA]	R[srcB]	dstE	next R[dstE]	dstE	
0	0x0	0/1								
1	0x2*		execute je instruction (use SF/ZF)							
2	0x2*	0/1	0xF	0xF	---	---	0xF	1700	9	
3	0x2*	0/0	0xF	0xF	---	---	0xF	---	0xF	
4	0x10	0/0	0xF	0xF	---	---	0xF	---	0xF	
5			10	11	---	---	0xF	---	0xF	
6					1000	1100	11	---	0xF	

36

stalling for conditional jmps

```
subq %r8, %r8
je label
```

```
label: irmovq ...
```

time	fetch	decode	execute	memory	writeback
1	OPq				
2	jCC	OPq			
3	wait for jCC	jCC	OPq (set ZF)		
4	wait for jCC	nothing	jCC (use ZF)	OPq	
5	irmovq	nothing	nothing	jCC (done)	OPq

37

stalling for conditional jmps

```
subq %r8, %r8
je label
```

```
label: irmovq ...
```

time	fetch	decode	execute	memory	writeback
1	OPq				
2	jCC	OPq			
3	wait for jCC	jCC	OPq (set ZF)		
4	wait for jCC	nothing	jCC (use ZF)	OPq	
5	irmovq	nothing	nothing	jCC (done)	OPq

37

stalling for conditional jmps

```
subq %r8, %r8
je label
```

```
label: irmovq ...
```

time	fetch	decode	execute	memory	writeback
1	OPq				
2	jCC	OPq			
3	wait for jCC	jCC	OPq (set ZF)		
4	wait for jCC	nothing	jCC (use ZF)	OPq	
5	irmovq	nothing	nothing	jCC (done)	OPq

ZF sent via register

37

stalling for conditional jmps

```
subq %r8, %r8
je label
```

```
label: irmovq ...
```

time	fetch	decode	execute	memory	writeback
1	OPq				
2	jCC	OPq			
3	wait for jCC	jCC	OPq (set ZF)		
4	wait for jCC	nothing	jCC (use ZF)	OPq	
5	irmovq	nothing	nothing	jCC (done)	OPq

"taken" sent from execute to fetch

37

stalling for ret

```
call empty
addq %r8, %r9
```

```
empty: ret
```

time	fetch	decode	execute	memory	writeback
1	call				
2	ret	call			
3	wait for ret	ret	call		
4	wait for ret	nothing	ret	call (store)	
5	wait for ret	nothing	nothing	ret (load)	call
6	addq	nothing	nothing	nothing	ret

38

stalling for ret

```
call empty
addq %r8, %r9
```

```
empty: ret
```

time	fetch	decode	execute	memory	writeback
1	call				
2	ret	call			
3	wait for ret	ret	call		
4	wait for ret	nothing	ret	call (store)	
5	wait for ret	nothing	nothing	ret (load)	call
6	addq	nothing	nothing	nothing	ret

return address stored here

38

stalling for ret

```
call empty
addq %r8, %r9
```

```
empty: ret
```

time	fetch	decode	execute	memory	writeback
1	call				
2	ret	call			
3	wait for ret	ret	call		
4	wait for ret	nothing	ret	call (store)	
5	wait for ret	nothing	nothing	ret (load)	call
6	addq	nothing	nothing	nothing	ret

return address loaded here

38

pipeline stages

fetch — instruction memory, *most* PC computation
decode — reading register file
execute — computation, condition code read/write
memory — memory read/write
writeback — writing register file, writing Stat register

39

pipeline stages

fetch — instruction memory, *most* PC computation
decode — reading register file
execute — common case: fetch next instruction in next cycle
can't for conditional jump, return
memory — memory read/write
writeback — writing register file, writing Stat register

39

pipeline stages

fetch — instruction memory, *most* PC computation
decode — reading register file
execute — computation, *condition code read/write*
memory — memory read/write
writeback — read/write in same stage avoids reading wrong value
get value updated for prior instruction (not earlier/later)

39

pipeline stages

fetch — instruction memory, *most* PC computation
decode — reading register file
execute — computation, condition code read/write
memory — memory read/write
writeback — writing register file, *writing Stat register*
don't want to halt until everything else is done

39