## Caching

## associativity terminology

direct-mapped - one block per set
$E$-way set associative - $E$ blocks per set
$E$ ways in the cache
fully associative - one set total (everything in one set)

## Tag-Index-Offset formulas (complete)

$m$
E
$S=2^{S}$
$s$
$B=2^{b} \quad$ block size
b
$t=m-(s+b) \quad$ tag bits
$C=B \times S \times E \quad$ cache size (excluding metadata)
memory addreses bits (Y86-64: 64) number of blocks per set ("ways")
number of sets
(set) index bits
(block) offset bits

## Tag-Index-Offset exercise

```
m memory addreses bits (Y86-64: 64)
E number of blocks per set ("ways")
S=2 s number of sets
s
B=2}\quad\mathrm{ b block size
b
t=m-(s+b) tag bits
C=B\timesS\timesE cache size (excluding metadata)
```

My desktop:
L1 Data Cache: 32 KB, 8 blocks/set, 64 byte blocks
L2 Cache: 256 KB, 4 blocks/set, 64 byte blocks
L3 Cache: 8 MB, 16 blocks/set, 64 byte blocks
Divide the address $0 \times 34567$ into tag, index, offset for each cache.

## T-I-O exercise: L1

| quantity | value for L 1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |
|  | $B=2^{b}$ (b: block offset bits) |

```
T-I-O exercise: L1
quantity value for L1
block size (given) B=64Byte
B=2 (b: block offset bits)
block offset bits }\quadb=
```


## T-I-O exercise: L1

quantity value for L1
block size (given) $\quad B=64$ Byte

$$
B=2^{b}(b: \text { block offset bits })
$$

block offset bits $\quad b=6$
blocks/set (given) $E=8$
cache size (given) $\quad C=32 \mathrm{~KB}=E \times B \times S$

## T-I-O exercise: L1

| quantity | value for L 1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |
|  | $B=2^{b}(b$ : block offset bits) |

block offset bits $\quad b=6$
blocks/set (given) $E=8$
cache size (given) $\quad C=32 \mathrm{~KB}=E \times B \times S$
$S=\frac{C}{B \times E}(S:$ number of sets $)$

## T-I-O exercise: L1

| quantity | value for L1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |
| block offset bits | $B=6=2^{b}(b:$ block offset bits) |
|  | $E=8$ |
|  | $C=32 \mathrm{~KB}=E \times B \times S$ |
|  | $S=\frac{C}{B \times E}(S:$ number of sets) |
| number of sets | $S=\frac{32 \mathrm{~KB}}{64 \mathrm{Byte} \times 8}=64$ |

## T-I-O exercise: L1

| quantity | value for L1 |
| :--- | :--- |
| block size (given) | $B=64$ Byte |
|  | $B=2^{b}(b$ : block offset bits) |
| block offset bits | $b=6$ | | blocks/set (given) | $E=8$ |
| :--- | :--- |
| cache size (given) | $C=32 \mathrm{~KB}=E \times B \times S$ |
|  | $S=\frac{C}{B \times E}(S:$ number of sets) |
| number of sets | $S=\frac{32 \mathrm{~KB}}{64 \mathrm{Byte} \times 8}=64$ |
| set index bits | $S=2^{s}(s:$ set index bits $)$ |
|  | $s=\log _{2}(64)=6$ |

## T-I-O results

|  | L1 | L2 | L3 |
| :--- | :--- | :--- | :--- |
| sets | 64 | 1024 | 8192 |
| block offset bits | 6 | 6 | 6 |
| set index bits | 6 | 10 | 13 |
| tag bits |  | (the rest) |  |

## T-I-O: splitting

| L1 L2 L3 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| block offset bits |  | 6 |  |  |  |
| set index bit |  | 610 | 3 |  |  |
| tag bits |  | (the rest) |  |  |  |
|  | 3 | 4 | 5 | 6 | 7 |
| 0x34567. | 0011 | 10100 | 0101 | 0110 | 0111 |

bits 0-5 (all offsets): $100111=0 \times 27$

## T-I-O: splitting

|  | L1 | L2 | L3 |
| :--- | :--- | :--- | :--- |
| block offset bits | 6 | 6 | 6 |
| set index bits | 6 | 10 | 13 |
| tag bits | (the rest) |  |  |

$\begin{array}{cccccc}0 \times 34567: & 3 & 4 & 5 & 6 & 7 \\ 0011 & 0100 & 0101 & 0110 & 0111\end{array}$
bits $0-5$ (all offsets): $100111=0 \times 27$

## T-I-O: splitting

|  | L1 | L2 | L3 |
| :--- | :--- | :--- | :--- |
| block offset bits | 6 | 6 | 6 |
| set index bits | 6 | 10 | 13 |
| tag bits | (the rest) |  |  |

bits 0-5 (all offsets): $100111=0 \times 27$
L1:
bits 6-11 (L1 set): $010101=0 \times 15$
bits 12 - (L1 tag): $0 \times 34$

## T-I-O: splitting

|  | L1 | L2 | L3 |
| :--- | :--- | :--- | :--- |
| block offset bits | 6 | 6 | 6 |
| set index bits | 6 | 10 | 13 |
| tag bits | (the rest) |  |  |

$0 \times 34567$ :

| 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: |
| 0011 | 0100 | 0101 | 0110 | 0111 |

bits 0-5 (all offsets): $100111=0 \times 27$
L1:
bits 6-11 (L1 set): $010101=0 \times 15$ bits 12- (L1 tag): $0 \times 34$

## T-I-O: splitting

|  | L1 | L2 | L3 |
| :--- | :--- | :--- | :--- |
| block offset bits | 6 | 6 | 6 |
| set index bits | 6 | 10 | 13 |
| tag bits | (the rest) |  |  |

$\begin{array}{cccccc}0 \times 34567: & 3 & 4 & 5 & 6 & 7 \\ 0011 & 0100 & 0101 & 0110 & 0111\end{array}$
bits 0-5 (all offsets): $100111=0 \times 27$
L2:
bits 6-15 (set for L2): $0100010101=0 \times 115$ bits 16-: $0 \times 3$

## T-I-O: splitting

|  | L1 | L2 | L3 |
| :--- | :--- | :--- | :--- |
| block offset bits | 6 | 6 | 6 |
| set index bits | 6 | 10 | 13 |
| tag bits | (the rest) |  |  |

bits 0-5 (all offsets): $100111=0 \times 27$
L2:
bits 6-15 (set for L2): $0100010101=0 \times 115$ bits $16-: 0 x 3$

## T-I-O: splitting

|  | L1 | L2 | L3 |
| :--- | :--- | :--- | :--- |
| block offset bits | 6 | 6 | 6 |
| set index bits | 6 | 10 | 13 |
| tag bits | (the rest) |  |  |

$\begin{array}{cccccc}0 \times 34567: & 3 & 4 & 5 & 6 & 7 \\ 0011 & 0100 & 0101 & 0110 & 0111\end{array}$
bits 0-5 (all offsets): $100111=0 \times 27$
L3:
bits 6-18 (set for L3): $0110100010101=0 \times D 15$ bits 18-: 0x0

## cache miss types

compulsory (or cold) — first time accessing something doesn't matter how big/flexible the cache is
conflict - sets aren't big/flexible enough
a fully-associtive (1-set) cache of the same size would have done better
capacity - cache was not big enough

## replacement policies

2-way set associative, 2 byte blocks, 2 sets

| index | valid | tag | value | valid | tag | value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bigcirc$ | 1 | 000000 | ${ }_{\text {mem }}^{\operatorname{mem}[0 \times 00]}$ | 1 | 011000 | ${ }_{\text {mem }}^{\operatorname{mem}[0 \times 60]}$ |
| 1 | 1 | 011000 | $\underset{\operatorname{mem}[\phi \times 62]}{\operatorname{mem}[¢} \times 63]$ | 0 |  |  |
| address (hex) |  |  | result |  |  |  |
| 000 how to decide where to insert $0 \times 64$ ? 00000001 (01) 1 ml |  |  |  |  |  |  |
| 01100011 (63) miss |  |  |  |  |  |  |
| 01100001 (61) miss |  |  |  |  |  |  |
| 01100010 (62) h |  |  |  |  |  |  |
| 00000000 (00) h |  |  |  |  |  |  |
| 01100100 (64) m |  |  | miss |  |  |  |

## replacement policies

2-way set associative, 2 byte blocks, 2 sets


## example replacement policies

least recently used and approximations
take advantage of temporal locality
exact: $\left\lceil\log _{2}(E!)\right\rceil$ bits per set for $E$-way cache good approximations: $E$ to $2 E$ bits
first-in, first-out
counter per set - where to replace next
(pseudo-)random
no extra information!

## exercise

4 byte blocks, 2 sets

| index | V | tag | value | V | tag | value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 |  |  | 0 |  |  |
| 1 | 0 |  |  |  |  |  |


| address (hex) | hit? |
| :--- | :--- |
| $00000000(00)$ |  |
| $00000001(01)$ |  |
| $00001010(0 A)$ |  |
| $00100001(21)$ |  |
| $00001100(0 C)$ |  |
| $000000011(02)$ |  |
| $000100011(23)$ |  |

## exercise

4 byte blocks, 2 sets

| index | V | tag | value | V | tag | value | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  |  | $\bigcirc$ |  |  |  |
| 1 | 0 |  |  | $\bigcirc$ |  |  |  |


| address (hex) | hit? |
| :--- | :--- |
| $00000000(00)$ |  |
| $00000001(01)$ |  |
| $00001010(0 A)$ |  |
| $00100001(21)$ |  |
| $00001100(0 C)$ |  |
| $y y$ | $00000011(02)$ |
| $000100011(23)$ |  |

how is the address 21 (00100001) split up into tag/index/offset?
$b$ block offset bits;
$B=2^{b}$ byte block size;
$s$ set index bits; $S=2^{s}$ sets;
$t=m-(s+b)$ tag bits (leftover)

## exercise

4 byte blocks, 2 sets

| index <br> 0 | 0 | tag | value | V | tag | value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 0 |  |  |  |  |  |
| 1 | 0 |  |  |  |  |  |


| address (hex) hit? <br> $00000000(00)$  <br> $00000001(01)$  <br> $00001010(0 A)$  <br> $00100001(21)$  <br> $00001100(0 C)$  <br> $00000011(02)$  <br> $00100011(23)$  <br> tag index offset  |
| :--- |

## exercise

4 byte blocks, 2 sets

| index | V | tag | value | V tag | value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 |  |  | LRU |  |
| 1 | 0 |  |  |  |  |
|  | 0 |  |  |  |  |


| address (hex) hit? <br> $00000000(00)$  <br> $00000001(01)$  <br> $00001010(0 A)$  <br> $00100001(21)$  <br> $00001100(0 C)$  <br> $00000011(02)$  <br> 00100011 (23)  <br> tag index offset  |
| :--- |

exercise: how many accesses are hits? what is the final state of the cache?

## exercise

4 byte blocks, 2 sets

| index | V | tag | value | V | tag | value | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 00000 | M [0x00] M $[0 \times 01]$ $\mathrm{M}[0 \times 02] \mathrm{M}[0 \times 03]$ | 0 |  |  | way 1 |
| 1 | 0 |  |  | $\bigcirc$ |  |  |  |


| address (hex) hit? <br> $00000000(00)$ miss <br> $00000001(01)$  <br> $00001010(0 A)$  <br> $00100001(21)$  <br> $00001100(0 C)$  <br> $00000011(02)$  <br> $00100011(23)$  <br> tag index offset  |
| :--- |

exercise: how many accesses are hits? what is the final state of the cache?

## exercise

4 byte blocks, 2 sets

| index | V | tag | value |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 00000 | $\begin{aligned} & \mathrm{M}[0 \times 00] \mathrm{M}[0 \times 01] \\ & \mathrm{M}[0 \times 02] \mathrm{M}[0 \times 03] \end{aligned}$ |
| 1 | 0 |  |  |


| $\mathbf{V}$ | tag | value | LRU |
| :---: | :---: | :---: | :---: |
| 1 | 00001 | $\mathrm{M}[0 \times 08] \mathrm{M}[0 \times 09]$ <br> $\mathrm{M}[0 \times 0 \mathrm{~A}] \mathrm{M}[0 \times 0 \mathrm{~B}]$ | way 0 <br> 0 |


| address (hex) | hit? |
| :--- | :--- |
| $00000000(00)$ | miss |
| $00000001(01)$ | hit |
| $00001010(0 A)$ | miss |
| $00100001(21)$ |  |
| $00001100(0 C)$ |  |
| $00000011(02)$ |  |
| $000100011(23)$ |  |
| tag index offset |  |

## exercise

4 byte blocks, 2 sets

| index | V | tag | value |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 00100 | $\begin{aligned} & \mathrm{M}[0 \times 20] \mathrm{M}[0 \times 21] \\ & \mathrm{M}[0 \times 22] \mathrm{M}[0 \times 23] \end{aligned}$ |
| 1 | 0 |  |  |


| $\mathbf{V}$ | tag | value | LRU |
| :---: | :---: | :---: | :---: |
| 1 | 00001 | $\mathrm{M}[0 \times 08] \mathrm{M}[0 \times 09]$ <br> $\mathrm{M}[0 \times 0 \mathrm{~A}] \mathrm{M}[0 \times 0 \mathrm{~B}]$ | way 1 <br> 0 |


| address (hex) hit? <br> $00000000(00)$ miss <br> $00000001(01)$ hit <br> $00001010(0 A)$ miss <br> $00100001(21)$ miss <br> $00001100(0 C)$ miss <br> $00000011(02)$  <br> $00100011(23)$  <br> tag index offset  |
| :--- |

## exercise

4 byte blocks, 2 sets

| index | V | tag | value |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 00100 | $\begin{aligned} & \mathrm{M}[0 \times 20] \mathrm{M}[0 \times 21] \\ & \mathrm{M}[0 \times 22] \mathrm{M}[0 \times 23] \end{aligned}$ |
| 1 | 1 | 00000 | $\mathrm{M}[0 \times 0 \mathrm{C}] \mathrm{M}[0 \times 0 \mathrm{D}]$ $\mathrm{M}[0 \times 0 \mathrm{E}] \mathrm{M}[0 \times 0 \mathrm{~F}]$ |


| $\mathbf{V}$ | tag | value | LRU |
| :---: | :---: | :---: | :---: |
| 1 | 00000 | $\mathrm{M}[0 \times 00] \mathrm{M}[0 \times 01]$ <br> $\mathrm{M}[0 \times 02] \mathrm{M}[0 \times 03]$ |  |


| $\|$address (hex) hit? <br> $00000000(00)$ miss <br> $00000001(01)$ hit <br> $00001010(0 A)$ miss <br> $00100001(21)$ miss <br> $00001100(0 C)$ miss <br> $00000011(02)$ miss <br> $00100011(23)$  <br> tag index offset  |
| :--- |

## exercise

4 byte blocks, 2 sets

| index | V | tag | value |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 00100 | $\begin{aligned} & \mathrm{M}[0 \times 20] \mathrm{M}[0 \times 21] \\ & \mathrm{M}[0 \times 22] \mathrm{M}[0 \times 23] \end{aligned}$ |
| 1 | 1 | 00000 | $\mathrm{M}[0 \times 0 \mathrm{C}] \mathrm{M}[0 \times 0 \mathrm{D}]$ $\mathrm{M}[0 \times 0 \mathrm{E}] \mathrm{M}[0 \times 0 \mathrm{~F}]$ |


| $\mathbf{V}$ | tag | value | LRU |
| :---: | :---: | :---: | :---: |
| 1 | 00000 | $\mathrm{M}[0 \times 00] \mathrm{M}[0 \times 01]$ <br> $\mathrm{M}[0 \times 02] \mathrm{M}[0 \times 03]$ |  |


| address (hex) | hit? |
| :--- | :--- |
| $00000000(00)$ | miss |
| $00000001(01)$ | hit |
| $00001010(0 A)$ | miss |
| $00100001(21)$ | miss |
| $00001100(0 C)$ | miss |
| $00000011(02)$ | miss |
| $00100011(23)$ | hit |

tag index offset

## write-through v. write-back

## option 1: write-through

(1) write 10


## write-through v. write-back

## option 1: write-through



## write-through v. write-back

## option 2: write-back



## write-through v. write-back

## option 2: write-back



## write-through v. write-back



## writeback policy

## changed value!

2-way set associative, 4 byte blocks, 2 sets

| index | valid | tag | value | dirty | valid | tag | value | dirty | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | mem [0×00] <br> mem [0×01] | 0 | 1 | 011000 | $\left\lvert\, \begin{aligned} & \operatorname{mem}[0 \times 60] * \\ & \operatorname{mem}[0 \times 61] * \end{aligned}\right.$ | 1 | 1 |
| 1 | 1 | 011000 | mem [0×62] <br> mem [0x63] | 0 | 0 |  |  |  | 0 |
|  |  |  | $1=$ dirty (different than memory) needs to be written if evicted |  |  |  |  |  |  |

## allocate on write?

processor writes less than whole cache block
block not yet in cache
two options:
write-allocate
fetch rest of cache block, replace written part
write-no-allocate
send write through to memory
guess: not read soon?

## write-allocate

2-way set associative, LRU, writeback

| index | valid | tag | value | dirty | valid | tag | value | dirty | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\begin{array}{\|c\|} \hline \operatorname{mem}[0 \times 00] \\ \operatorname{mem}[0 \times 01] \end{array}$ | 0 | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 60] \\ & \operatorname{mem}[0 \times 61] \end{aligned}$ | 1 | 1 |
| 1 | 1 | 011000 | $\left\|\begin{array}{\|c\|c\|c\|c\|c\|c\|c\|c\|} \hline \operatorname{mem}[0 \times 62] \\ \operatorname{mem}[ \end{array}\right\|$ | 0 | 0 |  |  |  | 0 |

writing $0 \times F F$ into address $0 \times 04$ ?
index 0, tag 000001

## write-allocate

2-way set associative, LRU, writeback

| index | valid | tag | value | dirty | valid | tag | value | dirty | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\begin{array}{\|c\|} \hline \operatorname{mem}[0 \times 00] \\ \operatorname{mem}[0 \times 01] \end{array}$ | 0 | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 60] \\ & \operatorname{mem}[0 \times 61] \end{aligned}$ | * 1 | 1 |
| 1 | 1 | 011000 | $\left\|\begin{array}{\|c\|c\|c\|c\|c\|c\|c\|c\|} \hline \operatorname{mem}[0 \times 62] \\ \operatorname{mem}[ \end{array}\right\|$ | 0 | 0 |  |  |  | 0 |

writing $0 x F F$ into address $0 \times 04$ ?
index 0, tag 000001
step 1: find least recently used block

## write-allocate

2-way set associative, LRU, writeback

| index | valid | tag | value | dirty | valid | tag | value | dirty | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\begin{array}{\|c\|} \hline \operatorname{mem}[0 \times 00] \\ \operatorname{mem}[0 \times 01] \end{array}$ | 0 | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 60]]_{\star}^{\star} \\ & \operatorname{mem}[0 \times 61]]^{\star} \end{aligned}$ | * 1 | 1 |
| 1 | 1 | 011000 | $\left\|\begin{array}{\|l\|} \operatorname{mem}[0 \times 62] \\ \operatorname{mem}[0 \times 63] \end{array}\right\|$ | 0 | 0 |  |  |  | 0 |

writing $0 \times F F$ into address $0 \times 04$ ?
index 0, tag 000001
step 1: find least recently used block
step 2: possibly writeback old block

## write-allocate

2-way set associative, LRU, writeback

| index | valid | tag | value | dirty | valid | tag | value | dirty | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 000000 | $\begin{array}{\|c\|} \hline \operatorname{mem}[0 \times 00] \\ \operatorname{mem}[0 \times 01] \end{array}$ | 0 | 1 | 011000 | $\begin{array}{c\|} \hline 0 \times F F \\ \operatorname{mem}[0 \times 05] \end{array}$ | 1 | 0 |
| 1 | 1 | 011000 | $\left\|\begin{array}{\|c\|c\|c\|c\|c\|c\|c\|c\|} \hline \operatorname{mem}[0 \times 62] \\ \operatorname{mem}[ \end{array}\right\|$ | 0 | 0 |  |  |  | 0 |

writing $0 \times F F$ into address $0 \times 04$ ?
index 0, tag 000001
step 1: find least recently used block
step 2: possibly writeback old block
step 3a: read in new block - to get mem[0x05]
step 3b: update LRU information

## write-no-allocate

2-way set associative, LRU, writeback

| index | valid | tag | value | dirty | valid | tag | value | dirty | LRU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bigcirc$ | 1 | 000000 | mem [0x00] <br> mem [0x01] | 0 | 1 | 011000 | $\begin{aligned} & \operatorname{mem}[0 \times 60] \star \star \\ & \operatorname{mem}[0 x 61]{ }^{*} \end{aligned}$ | * 1 | 1 |
| 1 | 1 | 011000 | $\left\lvert\, \begin{gathered} \operatorname{mem}[0 \times 62] \\ \operatorname{mem}[0 \times 63] \end{gathered}\right.$ | 0 | 0 |  |  |  | 0 |

writing $0 \times F F$ into address $0 \times 04$ ?
step 1: is it in cache yet?
step 2: no, just send it to memory

## fast writes



## cache organization and miss rate

depends on program; one example:
SPEC CPU2000 benchmarks, 64B block size
LRU replacement policies
data cache miss rates:

| Cache size | direct-mapped | 2-way | 8-way | fully assoc. |
| :--- | ---: | ---: | ---: | ---: |
| 1 KB | $8.63 \%$ | $6.97 \%$ | $5.63 \%$ | $5.34 \%$ |
| 2 KB | $5.71 \%$ | $4.23 \%$ | $3.30 \%$ | $3.05 \%$ |
| 4 KB | $3.70 \%$ | $2.60 \%$ | $2.03 \%$ | $1.90 \%$ |
| 16 KB | $1.59 \%$ | $0.86 \%$ | $0.56 \%$ | $0.50 \%$ |
| 64 KB | $0.66 \%$ | $0.37 \%$ | $0.10 \%$ | $0.001 \%$ |
| 128 KB | $0.27 \%$ | $0.001 \%$ | $0.0006 \%$ | $0.0006 \%$ |

## cache organization and miss rate

depends on program; one example:
SPEC CPU2000 benchmarks, 64B block size
LRU replacement policies
data cache miss rates:

| Cache size | direct-mapped | 2-way | 8-way | fully assoc. |
| :--- | ---: | ---: | ---: | ---: |
| 1 KB | $8.63 \%$ | $6.97 \%$ | $5.63 \%$ | $5.34 \%$ |
| 2 KB | $5.71 \%$ | $4.23 \%$ | $3.30 \%$ | $3.05 \%$ |
| 4 KB | $3.70 \%$ | $2.60 \%$ | $2.03 \%$ | $1.90 \%$ |
| 16 KB | $1.59 \%$ | $0.86 \%$ | $0.56 \%$ | $0.50 \%$ |
| 64 KB | $0.66 \%$ | $0.37 \%$ | $0.10 \%$ | $0.001 \%$ |
| 128 KB | $0.27 \%$ | $0.001 \%$ | $0.0006 \%$ | $0.0006 \%$ |

## reasoning about cache performance

hit time: time to lookup and find value in cache L1 cache - typically 1 cycle?
miss rate: portion of hits (value in cache)
miss penalty: extra time to get value if there's a miss time to access next level cache or memory
miss time: hit time + miss penalty

## average memory access time

AMAT $=$ hit time + miss penalty $\times$ miss rate
effective speed of memory

## making any cache look bad

1. access enough blocks, to fill the cache
2. access an additional block, replacing something
3. access last block replaced
4. access last block replaced
5. access last block replaced
but - typical real programs have locality

## cache optimizations

| increase cache size | better | worse | - |
| :--- | :--- | :--- | :--- |
| increase associativity | better | worse | worse? |
| increase block size | depends | worse | worse |
| add secondary cache | - | - | better |
| write-allocate | better | - | worse? |
| writeback | ??? | - | worse? |
| LRU replacement | better | $?$ | worse? |

average time $=$ hit time + miss rate $\times$ miss penalty

## cache optimizations by miss type

|  | capacity | conflict | compulsory |
| :--- | :--- | :--- | :--- |
| increase cache size | fewer misses | fewer misses | - |
| increase associativity | - | fewer misses | - |
| increase block size | - | more misses | fewer misses |
| (assuming other listed parameters remain constant) |  |  |  |

## exercise (1)

initial cache: 64 -byte blocks, 64 sets, 8 ways/set

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)
A. quadrupling the block size (256-byte blocks, 64 sets, 8 ways/set)
B. quadrupling the number of sets
C. quadrupling the number of ways/set

## exercise (2)

initial cache: 64 -byte blocks, 8 ways/set, 64 KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of capacity misses in a typical program? (Multiple may be correct.)
A. quadrupling the block size (256-byte block, 8 ways/set, 64 KB cach
B. quadrupling the number of ways/set
C. quadrupling the cache size

## exercise (3)

initial cache: 64 -byte blocks, 8 ways/set, 64 KB cache

If we leave the other parameters listed above unchanged, which will probably reduce the number of conflict misses in a typical program? (Multiple may be correct.)
A. quadrupling the block size (256-byte block, 8 ways/set, 64 KB cach
B. quadrupling the number of ways/set
C. quadrupling the cache size

## $C$ and cache misses (1)

```
int array[1024]; // 4KB array
int even_sum = 0, odd_sum = 0;
for (int i = 0; i < 1024; i += 2) {
even_sum += array[i + 0];
odd_sum += array[i + 1];
}
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 2 KB direct-mapped cache with 16B cache blocks?

## $C$ and cache misses (2)

```
int array[1024]; // 4KB array
int even_sum = 0, odd_sum = 0;
for (int i = 0; i < 1024; i += 2)
    even_sum += array[i + 0];
for (int i = 1; i < 1024; i += 2)
odd_sum += array[i + 1];
```

Assume everything but array is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 2 KB direct-mapped cache with 16B cache blocks? Would a set-associtiave cache be better?

## thinking about cache storage (1)

2KB direct-mapped cache with 16B blocks -
set 0 : address 0 to $15,(0$ to 15$)+2 \mathrm{~KB},(0$ to 15$)+4 \mathrm{~KB}, \ldots$
set 1 : address 16 to 31 , ( 16 to 31 ) $+2 \mathrm{~KB},(16$ to 31$)+4 \mathrm{~KB}, \ldots$
set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ...

## thinking about cache storage (1)

2KB direct-mapped cache with 16B blocks -
set 0 : address 0 to $15,(0$ to 15$)+2 \mathrm{~KB},(0$ to 15$)+4 \mathrm{~KB}, \ldots$
set 1 : address 16 to 31 , ( 16 to 31 ) $+2 \mathrm{~KB},(16$ to 31$)+4 \mathrm{~KB}, \ldots$
set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ...

## thinking about cache storage (1)

2KB direct-mapped cache with 16B blocks -
set 0 : address 0 to $15,(0$ to 15$)+2 \mathrm{~KB},(0$ to 15$)+4 \mathrm{~KB}, \ldots$ block at 0: array[0] through array[3]
set 1 : address 16 to 31 , $(16$ to 31$)+2 \mathrm{~KB},(16$ to 31$)+4 \mathrm{~KB}, \ldots$ block at 16: array[4] through array[7]
set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ... block at 2032: array[508] through array[511]

## thinking about cache storage (1)

2KB direct-mapped cache with 16B blocks -
set 0 : address 0 to $15,(0$ to 15$)+2 \mathrm{~KB},(0$ to 15$)+4 \mathrm{~KB}, \ldots$
block at 0: array[0] through array[3] block at $0+2 \mathrm{~KB}$ : array [512] through array[515]
set 1 : address 16 to 31 , (16 to 31$)+2 \mathrm{~KB},(16$ to 31$)+4 \mathrm{~KB}, \ldots$ block at 16: array[4] through array[7] block at $16+2 \mathrm{~KB}$ : array[516] through array[519]
set 127: address 2032 to 2047, (2032 to 2047) + 2KB, ... block at 2032: array[508] through array[511] block at $2032+2 \mathrm{~KB}$ : array[1020] through array[1023]

## thinking about cache storage (2)

2KB 2-way set associative cache with 16B blocks: block addresses set 0 : address $0,0+2 \mathrm{~KB}, 0+4 \mathrm{~KB}, \ldots$
set 1 : address $16,16+2 \mathrm{~KB}, 16+4 \mathrm{~KB}, \ldots$
set 63: address $1008,2032+2 \mathrm{~KB}, 2032+4 \mathrm{~KB} . .$.

## thinking about cache storage (2)

2KB 2-way set associative cache with 16B blocks: block addresses
set 0 : address $0,0+2 \mathrm{~KB}, 0+4 \mathrm{~KB}, \ldots$
block at 0: array[0] through array[3]
set 1: address $16,16+2 \mathrm{~KB}, 16+4 \mathrm{~KB}, \ldots$ address 16: array[4] through array[7]
set 63: address $1008,2032+2 \mathrm{~KB}, 2032+4 \mathrm{~KB} .$.
address 1008: array[252] through array[255]

## thinking about cache storage (2)

2KB 2-way set associative cache with 16B blocks: block addresses
set 0 : address $0,0+2 \mathrm{~KB}, 0+4 \mathrm{~KB}, \ldots$
block at 0: array[0] through array[3] block at $0+1 \mathrm{~KB}$ : array[256] through array[259] block at $0+2 \mathrm{~KB}$ : array[512] through array[515]
set 1: address $16,16+2 \mathrm{~KB}, 16+4 \mathrm{~KB}, \ldots$ address 16: array[4] through array[7]
set 63: address $1008,2032+2 \mathrm{~KB}, 2032+4 \mathrm{~KB} . .$.
address 1008: array[252] through array[255]

## thinking about cache storage (2)

2KB 2-way set associative cache with 16B blocks: block addresses
set 0 : address $0,0+2 \mathrm{~KB}, 0+4 \mathrm{~KB}, \ldots$
block at 0: array[0] through array[3] block at $0+1 \mathrm{~KB}$ : array[256] through array[259] block at $0+2 \mathrm{~KB}$ : array[512] through array [515]
set 1 : address $16,16+2 \mathrm{~KB}, 16+4 \mathrm{~KB}, \ldots$ address 16: array[4] through array[7]
set 63: address $1008,2032+2 \mathrm{~KB}, 2032+4 \mathrm{~KB} . .$. address 1008: array[252] through array[255]

## C and cache misses (3)

```
typedef struct {
    int a_value, b_value;
    int boring_values[126];
} item;
item items[8]; // 4 KB array
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 8; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 8; ++i)
    b_sum += items[i].b_value;
```

Assume everything but items is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 2 KB direct-mapped cache with 16B cache blocks?

## C and cache misses (3, rewritten?)

```
item array[1024]; // 4 KB array
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 1024; i += 128)
    a_sum += array[i];
for (int i = 1; i < 1024; i += 128)
    b_sum += array[i];
```


## C and cache misses (4)

```
typedef struct {
    int a_value, b_value;
    int boring_values[126];
} item;
item items[8]; // 4 KB array
int a_sum = 0, b_sum = 0;
for (int i = 0; i < 8; ++i)
    a_sum += items[i].a_value;
for (int i = 0; i < 8; ++i)
    b_sum += items[i].b_value;
```

Assume everything but items is kept in registers (and the compiler does not do anything funny).

How many data cache misses on a 4-way set associative 2 KB direct-mapped cache with 16B cache blocks?

## backup slides

