ISAs

last time

bitwise and/or/xor

divide-and-conquer and bit puzzles

post/pre quiz

miscellaneous bit manipulation

common bit manipulation instructions are not in C:

rotate (x86: ror, rol) — like shift, but wrap around first/last bit set (x86: bsf, bsr)

population count (some x86: popcnt) — number of bits set

ISAs being manufactured today

```
x86 — dominant in desktops, servers
```

ARM — dominant in mobile devices

POWER — Wii U, IBM supercomputers and some servers

MIPS — common in consumer wifi access points

SPARC — some Oracle servers, Fujitsu supercomputers

z/Architecture — IBM mainframes

Z80 — TI calculators

SHARC — some digital signal processors

RISC V — some embedded

...

microarchitecture v. instruction set

microarchitecture — design of the hardware

"generations" of Intel's x86 chips different microarchitectures for very low-power versus laptop/desktop changes in performance/efficiency

instruction set — interface visible by software

what matters for software compatibility many ways to implement (but some might be easier)

ISA variation

instruction set	instr.	# normal	approx.
	length	registers	# instrs.
x86-64	1–15 byte	16	1500
Y86-64	1–10 byte	15	18
ARMv7	4 byte*	16	400
POWER8	4 byte	32	1400
MIPS32	4 byte	31	200
Itanium	41 bits*	128	300
Z80	1–4 byte	7	40
VAX	1–14 byte	8	150
z/Architecture	2–6 byte	16	1000
RISC V	4 byte*	31	500*

other choices: condition codes?

```
instead of:
cmpq %r11, %r12
je somewhere

could do:
/* _B_ranch if _EQ_ual */
beq %r11, %r12, somewhere
```

other choices: addressing modes

ways of specifying operands. examples:

```
x86-64: 10(%r11,%r12,4)
```

ARM: %r11 << 3 (shift register value by constant)

VAX: ((%r11)) (register value is pointer to pointer)

other choices: number of operands

```
add src1, src2, dest
ARM, POWER, MIPS, SPARC, ...
add src2, src1=dest
x86, AVR, Z80, ...
```

VAX: both

other choices: instruction complexity

```
instructions that write multiple values? x86-64: push, pop, movsb, ...
```

more?

CISC and **RISC**

RISC — Reduced Instruction Set Computer reduced from what?

CISC and **RISC**

RISC — Reduced Instruction Set Computer reduced from what?

CISC — Complex Instruction Set Computer

some VAX instructions

MATCHC haystackPtr, haystackLen, needlePtr, needleLen Find the position of the string in needle within haystack.

POLY x, coefficientsLen, coefficientsPtr Evaluate the polynomial whose coefficients are pointed to by coefficientPtr at the value x.

EDITPC sourceLen, sourcePtr, patternLen, patternPtr Edit the string pointed to by sourcePtr using the pattern string specified by patternPtr.

microcode

MATCHC haystackPtr, haystackLen, needlePtr, needleLen Find the position of the string in needle within haystack.

loop in hardware???

typically: lookup sequence of microinstructions ("microcode")

secret simpler instruction set

Why RISC?

complex instructions were usually not faster complex instructions were harder to implement compilers, not hand-written assembly

Why RISC?

complex instructions were usually not faster complex instructions were harder to implement compilers, not hand-written assembly

assumption: okay to require compiler modifications

typical RISC ISA properties

fewer, simpler instructions seperate instructions to access memory fixed-length instructions more registers no "loops" within single instructions no instructions with two memory operands few addressing modes

ISAs: who does the work?

CISC-like (harder to make hardware, easier to use assembly) choose instructions with particular assembly language in mind? more options for hardware to optimize?
...but more resources spent on making hardware correct? easier to specialize for particular applications less work for compilers

RISC-like (easier to make hardware, harder to use assembly) choose instructions with particular HW implementation in mind? less options for hardware to optimize? simpler to build/test hardware ...so more resources spent on making hardware fast? more work for compilers

ISAs: who does the work?

CISC-like (harder to make hardware, easier to use assembly) choose instructions with particular assembly language in mind? more options for hardware to optimize?
...but more resources spent on making hardware correct? easier to specialize for particular applications less work for compilers

RISC-like (easier to make hardware, harder to use assembly) choose instructions with particular HW implementation in mind? less options for hardware to optimize? simpler to build/test hardware ...so more resources spent on making hardware fast? more work for compilers

ISAs: who does the work?

CISC-like less work for assembly-writers more work for hardware

choose assembly, design instructions? harder to build/test CPU design new instrs for target apps?

RISC-like more work for assembly-writers less work for hardware

design for particular kind of HW? easier to build/test CPU spend more time optimizing HW?

is CISC the winner?

well, can't get rid of x86 features backwards compatibility matters

more application-specific instructions

but...compilers tend to use more RISC-like subset of instructions modern x86: often convert to RISC-like "microinstructions" sounds really expensive, but ... lots of instruction preprocessing used in 'fast' CPU designs (even for RISC ISAs)

Y86-64 instruction set

```
based on x86
omits most of the 1000+ instructions
leaves
addq jmp
              pushq
subq jCC popq
andq cmovCC movq (renamed)
xorg call hlt (renamed)
     ret
nop
```


much, much simpler encoding

22


Y86-64 instruction set

```
based on x86
omits most of the 1000+ instructions
leaves
addq jmp
               pushq
subq jCC popq
andq cmovCC movq (renamed)
xorg call hlt (renamed)
      ret
nop
much, much simpler encoding
```

Y86-64: movq




Y86-64: movq



```
irmovq immovq iimovq
rrmovq rmmovq rimovq
mrmovq mimovq
```

Y86-64: movq



irmovq immovq rmmovq mrmovq

Y86-64 instruction set

```
based on x86
omits most of the 1000+ instructions
leaves
addq jmp
               pushq
subq jCC popq
andq cmovCC movq (renamed)
xorg call hlt (renamed)
     ret
nop
much, much simpler encoding
```

cmovCC

```
conditional move
exist on x86-64 (but you probably didn't see them)
Y86-64: register-to-register only
instead of:
     jle skip_move
     rrmovq %rax, %rbx
skip_move:
    // ...
can do:
     cmovg %rax, %rbx
```

halt

```
(x86-64 instruction called hlt)
Y86-64 instruction halt
stops the processor
    otherwise — something's in memory "after" program!
real processors: reserved for OS
```

Y86-64: specifying addresses

Valid: rmmovq %r11, 10(%r12)

Y86-64: specifying addresses

```
Valid: rmmovq %r11, 10(%r12)
Invalid: rmmovg %r11, 10(%r12,%r13)
Invalid: rmmovq %r11, 10(,%r12,4)
Invalid: rmmovg %r11, 10(%r12,%r13,4)
```

Y86-64: accessing memory (1)

```
\mathsf{r}12 \leftarrow \mathsf{memory}[10 + \mathsf{r}11] + \mathsf{r}12
```

Invalid: addq 10(%r11), %r12

Y86-64: accessing memory (1)

```
r12 \leftarrow memory[10 + r11] + r12
Invalid: addq 10(%r11), %r12
Instead:
  mrmovq 10(%r11), %r11
  /* overwrites %r11 */
  addq %r11, %r12
```

Y86-64: accessing memory (2)

Y86-64: accessing memory (2)

```
r12 \leftarrow memory[10 + 8 * r11] + r12
Invalid: addq 10(,%r11,8), %r12
Instead:
  /* replace %r11 with 8*%r11 */
  addq %r11, %r11
  addq %r11, %r11
  addg %r11, %r11
  mrmovq 10(%r11), %r11
  addg %r11, %r12
```

Y86-64 constants (1)

```
irmovq $100, %r11
only instruction with non-address constant operand
```

Y86-64 constants (2)

$$r12 \leftarrow r12 + 1$$

Invalid: addq \$1, %r12

Y86-64 constants (2)

```
r12 ← r12 + 1

Invalid: addq $1, %r12

Instead, need an extra register:
  irmovq $1, %r11
  addq %r11, %r12
```

Y86-64: operand uniqueness

only one kind of value for each operand instruction name tells you the kind (why movq was 'split' into four names)

Y86-64: condition codes

ZF — value was zero?

SF — sign bit was set? i.e. value was negative?

this course: no OF, CF (to simplify assignments)

set by addq, subq, andq, xorq

not set by anything else

Y86-64: using condition codes

```
subg SECOND, FIRST (value = FIRST - SECOND)
        or | condition code bit test | value test
 cmov
le
            SF = 1 or ZF = 1
                                    value < 0
            SF = 1
                                    value < 0
            7.F = 1
                                    value = 0
 е
            ZF = 0
                                    value \neq 0
 ne
                                    value > 0
            SF = 0
ge
            SF = 0 and ZF = 0
                                    value > 0
g
```

missing OF (overflow flag); CF (carry flag)

Y86-64: conditionals (1)

cmp, test

Y86-64: conditionals (1)


cmp, test

instead: use side effect of normal arithmetic

Y86-64: conditionals (1)

```
cmp, test
instead: use side effect of normal arithmetic
instead of
  cmpq %r11, %r12
  ile somewhere
maybe:
  subg %r11, %r12
  ile
(but changes %r12)
```

push/pop




call/ret

call LABEL

push PC (next instruction address) on stack jmp to LABEL address

ret

pop address from stack jmp to that address



Y86-64 state

```
%rXX — 15 registers
    %r15 missing
    smaller parts of registers missing
ZF (zero), SF (sign), OF (overflow)
    book has OF, we'll not use it
    CF (carry) missing
Stat — processor status — halted?
PC — program counter (AKA instruction pointer)
main memory
```


typical RISC ISA properties

fewer, simpler instructions seperate instructions to access memory fixed-length instructions more registers no "loops" within single instructions no instructions with two memory operands few addressing modes


Y86-64 instruction formats

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	9								
nop	1	Э								
rrmovq/cmovCC rA, rB	2 0	cc rA	rB							
irmovq <i>V, rB</i>	3 (9 F	rB			V				
rmmovq rA, D(rB)	4	9 rA	rB			D				
mrmovq <i>D(rB), rA</i>	5 (9 <i>rA</i>	rB			D				
OPq rA, rB	6 <i>t</i>	n rA	rB							
j CC Dest	7 0	cc			De	st				
call Dest	8	9			De:	st				
ret	9 (Э								
pushq <i>rA</i>	Α	9 rA	F							
popq rA	В	9 rA	F							


Secondary opcodes: cmovcc/jcc




Secondary opcodes: *OP*q



Registers: rA, rB



Immediates: V, D, Dest



Immediates: V, D, Dest

