

Y86 encoding / SEQ part 1

last time

instruction set (interface) v microarchitecture (implementation)

RISC (simpler HW) v CISC (more flexible ASM)

Y86-64 ISA

started Y86 encoding

Y86-64 instruction formats

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC <i>rA</i> , <i>rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V</i> , <i>rB</i>	3	0	F	<i>rB</i>	<i>V</i>					
rmmovq <i>rA</i> , <i>D(rB)</i>	4	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
mrmmovq <i>D(rB)</i> , <i>rA</i>	5	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
OPq <i>rA</i> , <i>rB</i>	6	fn	<i>rA</i>	<i>rB</i>						
jCC <i>Dest</i>	7	cc	<i>Dest</i>							
call <i>Dest</i>	8	0	<i>Dest</i>							
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						

Secondary opcodes: cmovcc/jcc

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
$\text{rrmovq/cmovCC } rA, rB$	2	cc	rA	rB						
$\text{irmovq } V, rB$	3	0	F	rB						
$\text{rmmovq } rA, D(rB)$	4	0	rA	rB						
$\text{mrmovq } D(rB), rA$	5	0	rA	rB						
$\text{OPq } rA, rB$	6	fn	rA	rB						
$\text{jCC } Dest$	7	cc								
$\text{call } Dest$	8	0								
ret	9	0								
$\text{pushq } rA$	A	0	rA	F						
$\text{popq } rA$	B	0	rA	F						

0	always (jmp/rrmovq)
1	le
2	l
3	e
4	ne
5	ge
6	g

Secondary opcodes: OPq

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA , rB	2	cc	rA	rB						
irmovq V , rB	3	0	F	rB	V					
rmmovq rA , $D(rB)$	4	0	rA	rB	0	add	D			
rrmovq $D(rB)$, rA	5	0	rA	rB	1	sub	D			
OPq rA , rB	6	fn	rA	rB	2	and	Dest			
jCC $Dest$	7	cc			3	xor	Dest			
call $Dest$	8	0					Dest			
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Registers: rA , rB

byte:	0	1	2
halt	0	0	
nop	1	0	
$rrmovq/cmovCC\ rA, rB$	2	cc	$rA\ rB$
$irmovq\ V, rB$	3	0	F rB
$rmmovq\ rA, D(rB)$	4	0	$rA\ rB$
$mrmmovq\ D(rB), rA$	5	0	$rA\ rB$
$OPq\ rA, rB$	6	ff	$rA\ rB$
$jCC\ Dest$	7	cc	
$call\ Dest$	8	0	
ret	9	0	
$pushq\ rA$	A	0	$rA\ F$
$popq\ rA$	B	0	$rA\ F$

0	%rax	8	%r8
1	%rcx	9	%r9
2	%rdx	A	%r10
3	%rbx	B	%r11
4	%rsp	C	%r12
5	%rbp	D	%r13
6	%rsi	E	%r14
7	%rdi	F	none

Immediates: V , D , $Dest$

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA , rB	2	cc	rA	rB						
irmovq V , rB	3	0	F	rB	V					
rmmovq rA , $D(rB)$	4	0	rA	rB	D					
mrmmovq $D(rB)$, rA	5	0	rA	rB	D					
OPq rA , rB	6	fn	rA	rB						
jCC $Dest$	7	cc	$Dest$							
call $Dest$	8	0	$Dest$							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Immediates: V , D , $Dest$

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA , rB	2	cc	rA	rB						
irmovq V , rB	3	0	F	rB	V					
rmmovq rA , $D(rB)$	4	0	rA	rB	D					
mrmmovq $D(rB)$, rA	5	0	rA	rB	D					
OPq rA , rB	6	fn	rA	rB						
jCC $Dest$	7	cc	$Dest$							
call $Dest$	8	0	$Dest$							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 encoding (1)

```
long addOne(long x) {  
    return x + 1;  
}
```

x86-64:

```
    movq %rdi, %rax  
    addq $1, %rax  
    ret
```

Y86-64:

Y86-64 encoding (1)

```
long addOne(long x) {  
    return x + 1;  
}
```

x86-64:

```
movq %rdi, %rax  
addq $1, %rax  
ret
```

Y86-64:

```
irmovq $1, %rax  
addq %rdi, %rax  
ret
```

Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax  
addq   %rdi, %rax  
ret
```

★

3	0	F	%rax	01 00 00 00 00 00 00 00
---	---	---	------	-------------------------

Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax  
addq   %rdi, %rax  
ret
```

*

3	0	F	0	01 00 00 00 00 00 00 00
---	---	---	---	-------------------------


Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax
```

```
addq %rdi, %rax
```

```
ret
```




Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax
```

```
addq %rdi, %rax
```

```
ret
```




Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax
```

```
addq %rdi, %rax
```


```
ret
```



Y86-64 encoding (2)

addOne:

```
irmovq $1, %rax  
addq %rdi, %rax  
ret
```



30 F0 01 00 00 00 00 00 00 00 60 70 90

Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative

6 add %rax %rax

Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative

* 6 add %rax %rax

Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative

*

6	0	0	0
---	---	---	---


Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative




Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative




Y86-64 encoding (3)

doubleTillNegative:

/ suppose at address 0x123 */*

addq %rax, %rax

jge doubleTillNegative



Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00

rrmovq %rcx, %rax

- ▶ 0 as cc: always
- ▶ 1 as reg: %rcx
- ▶ 0 as reg: %rax

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00

rrmovq %rcx, %rax
addq %rdx, %rax
subq %rbx, %rdi

- ▶ 0 as fn: add
- ▶ 1 as fn: sub

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00

```
rrmovq %rcx, %rax  
addq   %rdx, %rax  
subq   %rbx, %rdi  
jl     0x84
```

- ▶ 2 as cc: 1 (less than)
- ▶ hex 84 00... as little endian *Dest*:
0x84

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						


Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
20 12 20 01 70 68 00 00 00 00 00 00 00


rrmovq %rcx, %rax
addq %rdx, %rax
subq %rbx, %rdi
jl 0x84
rrmovq %rcx, %rdx
rrmovq %rax, %rcx
jmp 0x68

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA, rB	2	cc	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jCC Dest	7	cc	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

circuits: wires




circuits: wires




binary value — actually voltage

circuits: wires




circuits: wire bundles



circuits: wire bundles



same as



$$11010 = 26$$

circuits: wire bundles

26 ————— 26

same as





26 ===== 26

same as

1 ————— 1
1 ————— 1
0 ————— 0
1 ————— 1
0 ————— 0

$$11010 = 26$$


circuits: gates



circuits: logic

want to do calculations?

generalize gates:




circuits: logic

want to do calculations?

generalize gates:

output wires contain result of function on input
changes as input changes (with delay)




circuits: logic

want to do calculations?


generalize gates:

output wires contain result of function on input
changes as input changes (with delay)


need not be same width as output




example: (broken) counter circuit





example: (broken) counter circuit




example: (broken) counter circuit



example: (broken) counter circuit



example: (broken) counter circuit




time 0: 000

time 1: 001?

time 2: 010?

time 3: 011?

in between value???




briefly 011???

halfway voltages???

how will add 1 circuit act???


example: (broken) counter circuit



~~time 0: 000
time 1: 001?
time 2: 010?
time 3: 011?~~

in between value???

circuit is **not stable**
transient values during changes
hard to predict behavior



briefly 011??? halfway voltages???
how will add 1 circuit act???

circuits: state


logic performs calculations all the time

never stores values!


need **extra elements** to store values

registers, memory


example: counter circuit (corrected)



example: counter circuit (corrected)




example: counter circuit (corrected)




add **register** to store current count
updates based on “clock signal” (not shown)
avoids intermediate updates


registers




updates every **clock cycle**




state in Y86-64




state in Y86-64




state in Y86-64





state in Y86-64






state in Y86-64







memories




memories





memories






register file




register file





register file




register file



write register #15: write is ignored
read register #15: value is always 0



ALUs



Operations needed:
add — **addq**, addresses
sub — **subq**
xor — **xorq**
and — **andq**
more?

simple ISA 1: addq



addq %rXX, %rYY

encoding: %rXX %rYY (two 4-bit register #s)


1 byte instructions, no opcode

no other instructions


addq CPU




addq CPU




addq CPU




addq CPU



addq CPU



addq CPU




```
/* 0x00: */ addq %rax, %rdx
```

```
/* 0x01: */ addq %rbx, %rdx
```

initially: PC = 0x00, rax = 10, rbx = 20, rdx = 30

after cycle 1: PC = ????, rax = 10, rbx = 20, **rdx = 40**

addq CPU



```
/* 0x00: */ addq %rax, %rdx
```


```
/* 0x01: */ addq %rbx, %rdx
```

initially: PC = 0x00, rax = 10, rbx = 20, rdx = 30


after cycle 1: PC = ????, rax = 10, rbx = 20, rdx = 40

after cycle 2: PC = ????, rax = ??, rbx = ??, rdx = ??

addq CPU



addq CPU



```
/* 0x00: */ addq %rax, %rdx
```

```
/* 0x01: */ addq %rbx, %rdx
```

initially: PC = 0x00, rax = 10, rbx = 20, rdx = 30

after cycle 1: PC = 0x01, rax = 10, rbx = 20, rdx = 40

after cycle 2: PC = 0x02, rax = 10, rbx = 20, rdx = 60


Simple ISA 2: jmp

jmp label


encoding: *8-byte little-endian address*

8 byte instructions, no opcode


jmp CPU



jmp CPU



jmp CPU



```
/* 0x00: */ jmp 0x10
```

```
/* 0x08: */ jmp 0x00
```

```
/* 0x10: */ jmp 0x08
```


initially: PC = 0x00

after cycle 1: PC = 0x10


after cycle 2: PC = 0x08

after cycle 3: PC = 0x00


multiplexers



multiplexers



multiplexers



truth table:

select bit 1	select bit 0	output (many bits)
0	0	a
0	1	b
1	0	c
1	1	d


Simple ISA 3: Jmp or No-Op

actual subset of Y86-64


`jmp LABEL` — encoded as `0x70` + address

`nop` — encoded as `0x10`


jmp+nop CPU



nop
jmp *Dest*



jmp+nop CPU




nop



jmp Dest



jmp+nop CPU




nop

1	0
---	---

jmp *Dest*

7	0	<i>Dest</i>									
---	---	-------------	--	--	--	--	--	--	--	--	--


jmp+nop CPU




`nop`



`jmp Dest`




jmp+nop CPU




nop



jmp Dest



jmp+nop CPU




`nop`



`jmp Dest`



jmp+nop CPU



`nop`



`jmp Dest`



exercise: nop/add CPU

Let's say we wanted to make **nop+add CPU**. Where would need MUXes?

- A. before one or both of the register file 'register number to read' inputs
- B. before the PC register's input
- C. before one of the register file 'register number to write' inputs
- D. before one of the register file 'register value to write' inputs
- E. before the instruction memory's address input